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        Heterojuction bipolar transistor (HBT) is widely used in many microwave 
circuits, such as low noise amplifier, power amplifier and active antenna. This thesis 
involves the small-signal, large-signal, noise modeling and characterization of 
microwave heterojunction bipolar transistor for the application of multi-band active 
integrated slot antenna with novel electromagnetic bandgap (EBG) feed. As the first 
step to obtain an accurate large-signal model, small-signal modeling based on the PI- 
equivalent circuit is carried out. The uniqueness of the approach taken in this thesis is 
that it accurately determines the parameters of the small-signal model by the bi-
directional optimization technique, thus reducing the number of optimization 
variables. Moreover, to accurately determine the parasitic resistance by eliminating the 
thermal effect, a fast and accurate method to extract the thermal resistance is proposed 
and experimentally verified. The accuracy of the HBT small-signal model has been 
further validated by the measured bias-dependent S-parameters.  
        Due to the uncertainties caused by the S-parameter measurement, the planar 
circuit approach and resonance-mode technique are, for the first time, extended to 
investigate the HBT parasitic inductive effect and its accurate determination. 
Comparison with optimized values from measurement results shows that this 
technique is a valid method to extract the parasitic inductance without the tedious 
process of de-embedding and S-parameter measurements. 
        On the basis of a HBT small-signal model, the noise behavior is studied 
thoroughly. Following the comparison of current available noise models, the wave 






noise properties. To reliably perform the noise modeling by the wave approach, the 
equivalent noise temperatures must be known. Therefore, a novel method to determine 
the equivalent noise temperature by using the HBT small-signal model and minimum 
noise figure is proposed here.  
        Based on the Gummel-Poon model and the Vertical Bipolar Inter-Company 
model, large-signal modeling including self-heating effects is performed. The model is 
then compared with the measurement data in terms of DC IV and small-signal transit 
parameters. Due to the complex nature of HBT breakdown behavior in the high 
current region, most available avalanche models cannot predict the HBT breakdown 
behavior accurately up to the high current density. In view of this, this piece of work 
presents an empirical modification on the VBIC avalanche model which is valid up to 
the high current breakdown region. The validity of the proposed model is verified by 
the good agreement between the simulation results and the measurement data 
obtained. 
         Taking the inherent advantage of the coplanar waveguide, the planar slot antenna 
fed by coplanar waveguide is selected for the integration of an active antenna. A novel 
feeding technique is proposed here to simultaneously improve the impedance 
bandwidth of the multi-band slot antenna. The new antenna feed makes use of an 
electromagnetic/photonic bandgap (EBG/PBG) structure which effectively enhances 
the impedance bandwidth of the multi-band slot antenna. Finally, based on the DC and 
the small-signal verifications of the HBT model, a wideband power amplifier is 
designed using the load-pull technique and integrated with the EBG-fed slot antenna. 
The measurements on the power amplifier and the active integrated antenna show the 
validity of the proposed approaches.  
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Chapter  1      
Introduction 
 
1.1 Motivation  
         The active integrated antenna has been a growing area of research in recent 
years [1]-[4] as the microwave integrated circuit and monolithic microwave integrated 
circuit technologies become more mature allowing for high-level integration. Active 
integrated antennas are antennas incorporating one or more active solid-state devices 
and circuit to amplify or generate radio frequency. A typical active integrated antenna 
consists of active devices such as Gunn diodes or three-terminal devices, MESFET or 
HBT, to form an active circuit, and planar antennas such as dipoles, microstrip 
patches, bowties, or slot antennas [5].  
        Present existing active antennas are only working on a single frequency band. 
Recently, multi-band operation becomes favorable due to the development of multi-
standard communication transceivers. This work is, therefore, concerned with HBT 
modeling for the development of multi-band active antennas. 
       An important issue in the design of an active antenna is the development of 
accurate and efficient computer-aided design tools. While many high-quality 
commercial packages are currently available for the analysis and design of 
complicated microwave and millimeter-wave circuits and various types of antennas, a 
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unified full-wave simulation tool, which can take into account the tight circuit-
antenna coupling effects within an active integrated antenna environment, remains an 
open challenge. Fortunately, recent efforts to include nonlinear active devices into 
full-wave simulations based on transmission-line matrix (TLM) [6], finite-difference 
time-domain (FDTD) [7]-[9], and finite-element time-domain (FETD) [10] techniques 
have shown impressive progress. Continued research activities in this direction should 
lead to the establishment of accurate and reliable analysis and design tool for active 
integrated antennas in the foreseeable future. 
 
1.2 Objectives of this Work 
         A multi-band active antenna can be partitioned into two parts: an active circuit, 
such as a wideband amplifier, and a multi-band antenna with reasonable impedance 
bandwidth. The HBT has rapidly gained acceptance for commercial applications, and 
is currently the device of choice for many active microwave circuits, such as power 
amplifiers, low noise amplifiers, and oscillators. To design a power amplifier for 
wideband operation, an accurate device model valid for a wide range of operating 
biases and signal frequencies is critical. Existing bipolar models used in most 
commercial circuit simulators, which are based on the Gummel-Poon model, do not 
take into account several effects important for the prediction of large-signal HBT 
performance. For example, the self-heating effect and avalanche breakdown are 
omitted, which have been recognized as important factors in determining HBT 
operations at high power dissipations. Therefore, the purpose of this work is to 
investigate the modeling and parameter extraction of the HBT devices, e.g., the 
accurate extraction and determination of small-signal HBT equivalent circuit 
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parameters, the self-heating effect on the parameter extraction and the improvement 
on the avalanche breakdown model.  
        The multi-band antenna forms another part of a multi-band active antenna. It is 
well-known that one drawback of the planar antenna is its inherent narrow impedance 
bandwidth. Therefore, this work has also studied the simultaneous bandwidth 
enhancement for multi-band slot antenna by a novel feeding scheme, namely, the 
electromagnetic bandgap (EBG) structure. 
 
1.3 Organization of the Thesis 
       Chapter 2 discusses the HBT small-signal equivalent circuit and parameter 
extraction. Following the discussion of typical parameter extraction method for HBT 
small-signal models, a new extraction method based on optimization with multi-plane 
data fitting and bi-directional search has been carried out to extract the equivalent 
circuit elements of the HBT small-signal model. In addition, to eliminate the self-
heating effect on the parameter extraction, new methods to extract thermal resistance 
and parasitic resistance are proposed. 
       Due to the importance of parasitic inductance on the extraction of small-signal 
intrinsic element and noise matching, Chapter 3 discusses the modeling of the 
parasitic elements using the contour-integral method. It is demonstrated that the 
planar circuit approach is a very efficient way to determine the equivalent circuit 
element as well as to model the overall small-signal behavior of the HBT device.  
       Chapter 4 investigates the HBT noise model, which is based on the small-signal 
model in Chapter 2. The S-wave approach combined with the contour-integral method 
is, for the first time, applied to model the noise behavior of the HBT device and a new 
method to determine the equivalent noise temperatures has also been employed. 
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         Based on the small-signal models discussed in Chapter 2, Chapter 5 is devoted 
to the HBT large-signal models. Both the Gummel-Poon model and the VBIC model 
are applied to HBT devices and a new extraction flow is implemented to extract the 
large-signal model parameters. As the current VBIC avalanche model suffers the 
drawback of poor modeling on high-current density breakdown, an empirical 
modification is proposed to improve its accuracy. 
         To effectively enhance the impedance bandwidth of a planar antenna, Chapter 6 
proposes a new feeding technique using an electromagnetic/photonic bandgap 
(EBG/PBG) lattice. Analysis and design of an EBG structure and an EBG-fed multi-
band slot antenna is presented. Finally, a multi-band active slot antenna with EBG 
feed is designed, fabricated and tested. The measurement results show the validity of 
our approaches throughout this work. 
 
1.4 Major Contributions 
        The above modeling approaches lead to the following major contributions of this 
research:  
1. For HBT small-signal modeling, a new parameter extraction method based on 
the two-directional search and multi-plane optimization has been proposed and 
demonstrated. 
2. A fast and accurate method to extract the thermal resistance is proposed and 
the thermal effect on the emitter and collector resistance extraction is 
investigated. 
3. The parasitic inductance of an one-finger HBT device can be accurately 
calculated by the resonance-mode technique without S-parameter 
measurements. 
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4. The contour-integral method is employed to extract the parasitic elements of a 
HBT device. It is demonstrated that the planar circuit approach combined with 
multi-connect method can accurately predict the overall small-signal behavior 
of the HBT device.  
5. For the first time, the noise wave approach, combined with the contour-
integral method, is applied to analyze the HBT noise behavior. The calculation 
results obtained from the wave approach are found to be more accurate than 
the existing SPICE noise model. 
6. The HBT equivalent noise temperatures are extracted from the analysis of the 
HBT small-signal equivalent circuit model and the minimum noise figure. 
7. The effect of various doping concentrations on HBT high-current avalanche 
breakdown behavior is explained by the change of maximum electric field in 
the intrinsic junction. 
8. A modified VBIC avalanche breakdown is proposed which can be used to 
improve the fitting of the high-current breakdown region. 
9. A novel feeding scheme is proposed to effectively increase the impedance 
bandwidth of the multi-band slot antenna. An EBG-fed multi-band slot 
antenna is designed and fabricated. The measurement results show that the 
bandwidth enhancement for all the operating frequency bands is achieved 
simultaneously.   
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Chapter  2      




        As the range of HBT’s applicability constantly widens, the need for accurate 
small-signal and large-signal models is critical to ensure the success of the design of 
nonlinear microwave circuits, such as amplifiers, oscillators, mixers, receivers and 
synthesizers [11]-[16]. Specifically, to design a power amplifier for wideband 
operation and to integrate it with an antenna for multi-band application, the accurate 
determination of the model parameters valid for a wide range of operating conditions 
and signal frequencies is even more critical. Therefore, an accurate parameter 
extraction procedure of the linear equivalent circuit is highly desirable. 
         Parameter extraction by fitting the model responses to measurements is the 
primary method to obtain the model parameter values of equivalent circuit models. 
Conventionally, parameter extraction is based on DC, S-parameter and large-signal 
measurements [17]-[19]. The most commonly used small-signal parameter extraction 
technique is numerical optimization of the model generated S-parameters to fit the 
measured data [18]. It is well-known, however, that optimization techniques may 
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result in nonphysical and/or non-unique values of the components. Also the optimized 
parameters are largely dependent on the initial values of the optimization process. In 
order to avoid this problem, several authors have proposed some analytical parameter 
extraction techniques. Costa et al. [20] have used several specially designed test 
structures to systematically de-embed the intrinsic HBT from surrounding extrinsic 
and parasitic elements. However, this method requires three test structures for each 
device size on the wafer. It ignores the non-uniformity across the wafer, and may 
involve an additional processing mask in some self-aligned technologies. The 
frequency dependence of the equivalent circuit model parameters was discussed by 
Pehlke and Pavlidis in [21], allowing a direct extraction of certain parameters. The 
remaining parameters (rπ, Cπ, Re and Le) were extracted using numerical optimization. 
An alternative approach for small-signal modeling of HBT was also proposed in [22], 
where certain assumptions and optimization steps were used. Another elegant direct 
extraction procedure for HBTs was developed in [23], where the effect of pad 
capacitances was neglected and the measured S-parameters under open collector bias 
conditions were utilized to determine the extrinsic parameters. An approach 
combining analytical and optimization routines for parameter extraction purposes was 
reported in [24], in which DC and multi-bias RF measurements were used in 
conjunction with a conditioned impedance-block optimization approach. Finally, Li et 
al. [25] proposed a parameter extraction approach that combined analytical and 
empirical optimization procedures. In this approach, the derived circuit equations are 
simplified by neglecting some terms depending on the frequency range (low-middle-
high frequency) where the model parameters are extracted. 
           Most of these techniques are based on the use of the device’s frequency 
behavior, but some assumptions and approximations are made in order to derive the 
Chapter 2                                                                                                                                       10
 
 
equivalent circuit equations. This introduces an uncertainty in the obtained parameter 
values depending on the accuracy and validity of the assumptions. In practice, due to 
the diversity of the process technology and device geometry, these assumptions and 
approximations need to be modified and adjusted for different processes and devices. 
In order to design both analog and digital applications, an accurate and systematic 
extraction technique is essential to precisely model the device performance from DC 
to millimeter-wave frequencies [26]. 
          This chapter discusses the combination of the analytical extraction and 
optimization-based extraction of the HBT small-signal model. Following the 
discussion of the analytical extraction procedure, the methodology of extracting HBT 
small-signal model parameters, based on the optimization of multi-plane data fitting 
and bi-directional search, is suggested by the author. This method has been applied to 
MESFET device with good success. Making use of the similarity of HBT and 
MESFET equivalent circuits, this work, for the first time, extends the optimization of 
multi-plane data fitting to extract the HBT small-signal element values. Moreover, 
due to the uncertainty introduced by the device self-heating effect, a novel extraction 
method to determine the emitter resistance value from flyback method is proposed by 
the author. Meanwhile to eliminate the self-heating effect on the emitter resistance 
extraction, a simple but accurate method to extract the thermal resistance will also be 
discussed for the first time by the author.  
 
2.2 Parameter Extraction of the HBT π-Equivalent Circuit 
        The HBT small-signal equivalent circuit is shown in Figure 2.1. This circuit is 
divided into two parts, i.e., the outer part contains the extrinsic elements, considered 
as bias independent, and the inner part (in the dashed box) contains the intrinsic 
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elements, which are considered to be bias dependent. In order to facilitate the 
extraction of the intrinsic parameters, the intrinsic part of the device equivalent circuit 
can be re-grouped into Figure 2.2, using the well-known Tee-to-PI transformations 























Figure 2.2 Intrinsic part of the HBT small-signal Tee model. 












Figure 2.4 Compacted equivalent circuit of the intrinsic HBT small-signal model. 
 
         Since the intrinsic device exhibits a PI topology, it is convenient to use the 
admittance Y-parameters to characterize its electrical properties. These parameters can 
be defined as follows: 
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2.2.1 Extraction of Parasitic Elements 
        The first step in determining the equivalent circuit elements is the accurate 
extraction of extrinsic element values. The pad capacitances, pad inductances and 
contact resistances are relatively small, but have significant influence on the 
extraction of the intrinsic elements. Thus, their values have to be determined with 
great accuracy. As reported in [27], the extraction of parasitic elements is made by 
biasing the device first in forward operation (high current Ib) in order to extract the 
parasitic resistances (Rc, Re and Rb) and inductances (Lc, Le and Lb). The device is then 
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biased in the cutoff operation mode, thus, permitting the extraction of the parasitic 
capacitances (Cbep, Cbcp and Ccep). This method is also called “cold modeling 
technique”. 
 
2.2.2 Extraction of Parasitic Inductances and Access Resistances 
          These parameters are determined from open collector bias conditions [23], 
where the base-collector and base-emitter junctions are in such forward condition that 
the collector current is cancelled out. As high base current densities, the base-emitter 
and base-collector junction capacitances have low impedances and low junction 
dynamic resistances. This is why the imaginary parts of Z-parameters of the 
equivalent circuit are dominated by the parasitic inductances of the device. In such an 
operation mode, the HBT equivalent circuit is shown in Figure 2.5. This circuit is 













Figure 2.5 Equivalent circuit of the HBT device at open-collector bias condition. 
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        The Z-parameters of this circuit are defined by the following equations: 







RRZ +++++= ω ,                      (2.5) 
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RRZ ++++++= ω ,                 (2.8) 
where Rbe and Rbc are bias-dependent resistances of the base-emitter and base –
collector junctions, respectively, and their expressions are given as follows: 





R = ,                                                   (2.9) 





R = .                                                  (2.10) 
where gm0 is the dc transconductance and RbTotal is the total base resistance, which is 
the sum of parasitic series resistance and intrinsic bias dependent resistance. The 
intrinsic base resistance depends on the injected forward base current Ib. 
        The extrinsic resistances are determined at low frequency from the real parts of 
the calculated Z-parameters and are given as follows: 
                                                      real(Z11-Z12) = RbTotal ,                                    (2.11) 







+ ,                               (2.12) 







R +++ .              (2.13) 
At high base current densities, the total base resistance RbTotal tends asymptotically to 
the base resistance Rb, as shown in Figure 2.6. Also at these high current densities, Rbe 
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and Rbc become very small )0,0( ≈≈ bcbe RR and the real parts of Z12, Z21 and Z22-Z21 
increase linearly as a function of 
bI
1 , as shown in Figure 2.7. The extrapolated 
intercepts at the ordinate  of these lines give the values of parasitic R)( ∞≈bI e and Rc. 
However, this method suffers from one drawback. As Re and Rc must be extracted at 
the high base current, the self-heating effect may become pronounced. Figure 2.7 also 
shows that the values of Re extracted from the expressions of real(Z12) and real(Z21) 
are roughly the same, and the extrinsic discrepancy between the evolution of these 
two expressions versus 
bI
1  is explained by the fact that the device at the considered 
bias condition is not perfectly symmetric as predicted by equations (2.6) and (2.7). 
For the parasitic inductances Lb, Le and Lc, using expressions (2.5)-(2.8), we can get 
their values from the imaginary parts of Z11-Z12, Z12 and Z22-Z21, respectively, as 
shown in Figure 2.8. 

























Figure 2.6 Evolution of the total base resistance from the measured real(Z11-Z12) as a 
function of the current  Ib, freq=2 GHz. 
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Figure 2.7 Plot of measured real(Z12), real(Z21) and real(Z22-Z21) versus 1/Ib,  
freq=2 GHz.  






















imag(Z12)       
 
Figure 2.8 Evolution of the imaginary part of the measured Z-parameters versus 
frequency when the device is forward biased. 
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2.2.3 Extraction of Parasitic Capacitances  
         The pad capacitances can be extracted by the cold modeling technique from the 
HBT operating at cutoff [27]. The cold modeling technique was proposed to extract 
the parasitic elements of the MESFET device. As Diamant and Laviron have 
suggested, the S-parameter measurements at zero drain bias voltage can be used for 
the evaluation of device parasitics because the equivalent circuit is simpler. The cutoff 
operation of HBT refers to the bias condition that both B-E junction and B-C junction 
are reverse-biased or zero-biased. Under such bias condition, the HBT equivalent 
circuit can be simplified if the influence of the inductances and resistances can be 
negligible. Thus the cutoff operation is similar to the “cold FET modeling” used for 
MESFET’s. In cutoff mode, the intrinsic part of the HBT device can be modeled by 
simple passive circuit consisting of the B-E and B-C depletion capacitances, because 
B-E and B-C junctions are reverse-biased together with the probe-pattern parasitics. 
Under such conditions, the HBT equivalent circuit of Figure 2.1 is reduced to 










Figure 2.9 Equivalent circuit of the reverse-biased HBT device. 
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        From the Y-parameters of this circuit, we have 
                                               )( πω CCbep + = imag(Y11+Y12),                                (2.14) 
                                           )( µω CCC bcbcp ++ = imag(Y22+Y12),                          (2.15) 
and                                                     )( cepCω = -imag(Y12).                                   (2.16) 
        Figure 2.10 shows the Y-parameters of the circuit as a function of the frequency. 
In the above equations, the parameters Cbep, Cbcp and Ccep are considered to be bias 
independent, whereas Cπ and Cbc+Cµ are bias-dependent elements. Both the base-
emitter and base-collector junction capacitances can be described by the following 
well-known expression: 
















0 .                                     (2.17a) 
Taking the log of equation (2.17a), we arrive: 








InmCInCIn 1)()( 0 .                          (2.17b)                              
This equation can be interpreted as a linear function of the form: 
                                                           y = b + m x                                                (2.17c)                               
where 
                                                           )( jCIny = , 
                                                           )( 0jCInb = , 
                                                    jmm =  is the slope,  
and  








Inx 1 . 
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In 1  with the slope 
. Ideally it is a straight line while the extrapolated intercepts at the ordinate of 
these lines gives the values of parasitic capacitance. Therefore, the extraction of the 
parasitic capacitances C
jm
bep and Cbcp are carried out by fitting (Cπ+Cbep) and 
(Cµ+Cbc+Cbcp) to the equation (2.17b), and this can be done by varying iteratively the 
parameter values of mj and Vbi until the resulting curve is a straight line. Thus, the 
extrapolated intercepts at the ordinate of the lines give the values of the parasitic 
capacitances. However, in reality, and as discussed in [24], it is difficult to distinguish 
between these parasitic capacitances and their corresponding junction capacitances. 
That is why their values are considered to be absorbed by the junction capacitances 
and final optimization is employed to separate them from junction capacitances. 



















-imag(Y12)      
imag(Y22+Y21)
 
Figure 2.10 Evolution of the imaginary part of the measured Y-parameter versus 
frequency when the device is reverse biased. 
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2.2.4 Extraction of Intrinsic Elements 
       The calculated extrinsic parameters are then used to de-embed the measured S-
parameters of the device and deduce the intrinsic Y-parameters defined by equations 
(2.1)-(2.4). After S-to-Y transformations, and using the following equations: 





Z += ,                                              (2.18) 
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++−= ,                         (2.21) 





KTnr =π , where nbe is the ideality factor of base-emitter junction. 
(2) )( 31 ZZimagCRbb =µω . The value of RbbCµ is then calculated from the slope 











−−= . This relation represents a second degree   
      equation as a function of ωCbc and it has the following solution: 














−−−−= .             (2.22) 
The other solution is usually nonphysical or negative. The value of Cπ is then 
calculated from the slope of this expression when plotted against frequency. 
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Figure 2.11 Plot of the measured imag(Z1/Z3) versus frequency for the calculation 
of RbbCµ.. 
 
(4) From the real part of Z1, we get  













−−+⋅= .                (2.23) 
The value of Rbb is calculated from the slope of this expression when plotted against 
frequency. 
        Once the values of Rbb, Cµ, Cπ and rπ are calculated, we can evaluate the Z2 and 
B, and then followed by the values of Cbc, τ and gm0 from the slope of their 
corresponding expressions: 
                                                 )11(
24 ZZ
imagCbc −=ω ,                                       (2.24) 
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2.3 HBT Model Parameter Extraction Based on Optimization 
with Multi-plane Data Fitting and Bi-directional Search 
        The analytical approach in Section 2.2 suffers from two drawbacks. One is that 
the self-heating effect cannot be eliminated, which affects the accuracy of the Re and 
Rc values, thus further affecting the intrinsic element values. The other drawback is, in 
the final optimization, that only one error criterion is examined for all circuit elements 
in the error function. While we will discuss the self-heating effect during the parasitic 
resistance extraction in the next section, let us examine the optimization issue in this 
section. 
        The method discussed in this section can still be categorized into the analytical 
optimizer based data-fitting technique. However, in contrast to the traditional ones, 
the new algorithm fits the measured data to the equivalent circuit model in two 
reference planes and minimizes the objective function by using a bi-directional search 
technique. In such a way, the number of optimization variables is reduced 
significantly. Every effort is made to diminish the searching space optimization as 
much as possible. 
 
2.3.1 Data-fitting Carried Out in Two Reference Planes 
         The determination of the HBT equivalent circuit elements with an optimization 
based approach is carried out traditionally by minimizing an error function in such a 
way that starting from the initial values, all elements are changed independently and 
simultaneously by the optimizer until the error function reaches a minimum [28]. 
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During the optimization process, only one error criterion is examined for all circuit 
elements in the external measurement reference plane. Because physically based 
microwave HBT equivalent circuit models comprise a large number of network 
elements, the optimization may terminate in any local minima. To reach the global 
minima, suitable starting values are usually necessary. In [29] and [30] efforts have 
been undertaken for mathematical separation of the variables, dividing the 
optimization into several successive steps. During each step, only some elements are 
changed by the optimizer to match the measured data. This kind of approach is 
partially successful. The search space is not diminished significantly, since the 
successive steps are not linearly independent. Another approach, focusing on the 
reduction of the number of optimization variables is known, which calculates the 
single frequency values of the intrinsic elements over some frequency range directly 
from the de-embedded device response and then averaging the values [31]. This 
approach is only successful if the starting values for the extrinsic equivalent circuit 
model elements are chosen very close to the true values. 
          In order to reduce the searching space effectively, but still maintain the 
matching purpose, a new optimization technique is proposed [32] and applied to the 
MESFET device successfully. In this method, the data-fitting is performed not only in 
the external measurement reference plane, but also in an additional internal one. 
Figure 2.12 illustrates this idea of decomposing a complex problem into easy solvable 
sub-problems. 
 











Figure 2.12 Illustration of data-fitting carried out in two reference planes and the 
definition of sub-problem within the intrinsic plane. 
 
         Referring to Figure 2.12, the second internal reference plane S2 is chosen in such 
a way that the objective of data-fitting in this plane can be divided into independent 
sub-problems I1, I2, …, Ik. Each sub-problem is easily solved by means of data fitting. 
To reduce the searching space most effectively, the number of extrinsic elements 
between the two planes (region Ex) should be as small as possible and the 
subdivisions of intrinsic area (In) must be independent from each other. 
         Regarding the conventional optimization and direct analytical extraction 
methods, the approach to the objective is performed only in one directional search. 
The common optimization algorithms begin with an initial value vector for all 
variables and approach to the objective of data-fitting (forward search). Conversely, 
analytical methods start directly with the measured data and general useful values of 
model elements (reverse search). Regarding the unavoidable errors in the 
measurements and idealized method topology with inherent model mismatching, both 
methods are not always establishing satisfying results in the model parameter 
extraction process. This can be explained by the large searching space in such a case. 
The searching space can be significantly reduced with simultaneously by means of a 
bi-directional search. Variables (model element) are divided into two groups and 
optimized simultaneously by means of a two directional search. In addition to the 
reduction of the searching space the bi-directional search establishes a sharp bend of 
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the search boundary close to the object node, which yields an increased possibility in 
finding the global minima. In the proposed new technique, extrinsic elements, which 
are located in Ex, are variables in the forward search, i.e., they are individually 
optimized. Intrinsic elements, which are located in In, are variables in the reverse 
search, i.e., they are synthesized from measurement data. 
          The general lp-norm is used as the objective function, i. e., 











→ εε ,                                                (2.27) 
with the error vector . The error term 
→ε kε  is the weighted difference between the 
calculated and measured response in the form: 
                                  ),)(( mk
c
kkk FpFw −=
→ε ,,...,2,1 Kk =                                   (2.28) 
m
kF  is the measured response at frequency point k.  is the calculated response from 




p [ ]Tnpppp ,...,,, 321  (e.g. [ ]Tcbep LLLC ,...,,,, ). The 
complex weighting factor wk considers generally two functions. Regarding an 
additional frequency dependency of wk, it is possible to emphasize special ranges in 
accordance with the given reliability of measured data.  
         Different values of p are used in the internal and external reference planes of the 
data-fitting procedure. The objective function of l2-norm (p=2) is applied to the 
internal reference plane because of the necessity of calculating the derivative 
differentiations. Conversely, the l1-norm (p=1) is used in the external plane because of 
its known tolerance of large errors in microwave device modeling. 
        For the HBT device, the characterization is usually based on S-parameter 
measurements. We use a normalized l1-norm in the external measurement reference 
plane with objective function 
Chapter 2                                                                                                                                       27
 
 















ε ,                              (2.29) 
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ji fS  is the measured S-parameter at frequency fk ,  is the calculated 
corresponding S-parameter coefficient derived from extracted values of the model 
parameters,  is the vector of model parameters, K is the number of considered 






ij is the largest magnitude for the measured S-parameter . mijS
        Two aspects of the defined objective function (2.29) should be mentioned: i) it is 
a normalized quantity which can be used to quantify the match degree of data-fitting; 
ii) the real and imaginary parts are calculated separately in contrast to the commonly 
used definitions because the convergence is faster. The searching space is reduced and 
the error function is larger and becomes more sensitive.  
 
2.3.2 Parameter Extraction Technique 
        The analytical optimization concept described in the above was originally 
developed to overcome the well known consistency problem appearing in the 
experimental modeling of microwave MESFET’s [32] and [33]. Due to the similarity 
of the HBT and MESFET small-signal equivalent circuits, the application of this 
general technique to the HBT device is expected to demonstrate its superior 
performance. 
        The small-signal HBT equivalent circuit model adopted here is shown in Figure 
2.13. In Figure 2.13, the B-C junction splitting capacitance Cbc is simplified as a first 
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order approximation since its value can be easily determined from layout/process data 
















Figure 2.13 HBT model with two reference planes and intrinsic branch admittances. 
 
          It is well-known that there is no unique solution if all elements are assumed as 
variables and only measured extrinsic terminal S-parameters are to be matched. The 
results depend heavily on the starting condition and the optimizer used. If the data-
fitting is performed by the proposed technique with respect to both the external and 
internal reference planes (Figure 2.13), this uncertainty can be eliminated. 
         In this work, only eight extrinsic parasitic elements are assigned as ordinary 
optimization variables in forward search. All intrinsic elements and variables are 
analytically calculated by incorporating the least squares data-fitting formulation. The 
measured terminal S-parameters are first de-embedded with respect to the extrinsic 
elements yielding the Y-parameters of the intrinsic HBT; branch admittances of the 
intrinsic π-structure are then obtained and fitted to each branch element by means of l2 
data-fitting with a reasonable frequency dependent weighting factor, in Figure 2.13.  
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A. Generating Initial Values for the Extrinsic Elements 
        The problem of the starting value vector can be easily eliminated with this 
technique. In this work, only the initial values for the extrinsic elements are required 
for the optimization procedure. They can be generated by using the measured data of 
HBT operating in a passive reverse-biased condition. In this case, the intrinsic HBT 
model can be simplified to a π-structure of only three capacitances, which can then be 
transformed into a T-structure as shown in Figure 2.14. Together with the base, 
emitter and collector parasitic resistive and inductive model elements, simple series 
R-L-C branches are established, which can be analytically calculated in terms of their 
branch impedance 




xZRl = ,                                                 (2.30) 
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k = , (l = e, b, c),                         (2.34)         
and f0 and Z0 being the normalized frequency and impedance. In the reverse-biased 
condition, the defined internal reference plane (Figure 2.14) excludes the pad-
capacitance Cp. The number of regular optimization variables is reduced to only two, 
showing no local minimum problem. Thus the optimization can be generally 














Figure 2.14 HBT model under reversed-biased condition used for generating starting 
values of extrinsic elements. 
 
B. Extraction of Intrinsic Elements 
         The HBT intrinsic circuit, which is enclosed in the dashed line of Figure 2.13, 
includes six biased dependent elements: Rbb, Cµ, Cπ, rπ, gm0, τ. To determine the 
extrinsic and intrinsic elements in the equivalent circuit, the multi-dimensional 
optimization method is a possible solution. However, it is well-known that there is no 
unique solution if all the elements are assumed as variables and only the measured 
extrinsic terminal S-parameters are matched. Different element sets may result in a 
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comparable data-fitting quality. The result may depend heavily on the starting 
condition. The optimization process often runs into a local minimum and thus leads to 
some nonphysical/negative elements. Such an optimization technique is not 
appropriate to investigate bias dependent behavior of the series resistances, such as 
Rbb, which requires a physical explanation.  
        For the intrinsic circuit, the terminal impedance matrix [Z] and the intrinsic 
admittance matrix [Y] have the following relationship according to the equivalent 
circuit shown in Figure 2.13: 
                                                     ,                                           (2.35) 1])[]([][ −−= RZY
where 























,                                     (2.36) 















Z ,                                              (2.38) 
is the impedance matrix of the intrinsic circuit de-embedded from the measured S-
parameters once the extrinsic parameters are known, e.g., from the data fitting at the 
external plane. Thus the internal data fitting can be carried out when the impedance 
matrix (2.38) is known. 
        Substituting equations (2.36) to (2.38) into equation (2.35), we have 
                                          011221111111 =−+− ZYRYZY bb ,                                     (2.39) 
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                                               0122222112 =−+ ZYZY ,                                            (2.40)
                                       022212111 =+ ZYZY ,                                   (2.41) 
and                                     01222121112 =+− ZYRYZY bb .                                        (2.42) 
          Substituting the definitions of  and  into (2.40) and (2.42), we have ][Y ][Z
                                            012221 =−+− ZCjZCj µµ ωω ,                                  (2.43) 
                                        01211 =++− ZCjRCjZCj bb µµµ ωωω ,                         (2.44) 
Introducing the dimensionless normalized variables, 
                                             ,/~ 0fff kk =     )max(0 kff =                                   (2.45) 
                                                              fπω 2= ,                                                   (2.46) 
                                                             00 2 fπω = ,                                                 (2.47) 
                                                Ik
R
kkk ZjZZZZ
~~/~ 0 +== ,                                      (2.48) 
where f0 and Z0 are normalized frequency and impedance (Z0= 50 Ω), then the two 
equations become 
                                      01~~~~ 22002100 =−+− ZZCfjZZCfj kk µµ ωω ,                     (2.49) 
                                 0~~~~~ 120001100 =++− ZZCfjRCfjZZCfj kbbkk µµµ ωωω .            (2.50) 
Let us define the unknown scalars as 
                                                           001 ZCx µω= ,                                               (2.51) 
                                                           bbRCx µω02 = ,                                             (2.52) 
then we have: 
                             0)~~~~(1~~~~ 221211221211 =+−+−− RkRkIkIk ZxfZxfjZxfZxf ,                 (2.53) 
                           0)~~~~~(~~~~ 1212111121111 =++−+− RkkRkIkIk ZxfxfZxfjZxfZxf ,              (2.54) 
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where  and can be solved by means of least square optimization method with the 
error being defined as: 
1x 2x








kk ZxfZxfjZxfZxf +−+−−=ε ,               (2.55) 








kk ZxfxfZxfjZxfZxf ++−+−=ε .          (2.56) 
The objective function is defined as 






















εε . Usually, we use ( 22l =p ) norm so that we have 
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Consider  as unknown variables, the objective is to minimize the error functions 
with respect to , i.e., 
ix
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                                                                                                                               (2.60) 
Once  and  have been found, we can obtain 1x 2x




xC ωµ = ,                                             (2.61) 
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xRbb = ,                                            (2.62) 
        Similarly, substituting the definitions of  and  into equations (2.39) and 
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ωω ,    (2.66) 
Let us define four new unknown variables as 
                                                                
πr
Z
x 03 = ,                                                 (2.67) 
                                                      004 )( ZCCx µπω += ,                                       (2.68) 
                                                     0
~
05 )Re( 0 Zegx k
fj
m
τω−= ,                                     (2.69) 
                                                     0
~
06 )Im( 0 Zegx k
fj
m
τω−= .                                     (2.70) 
Then the above equations become 
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The real and imaginary parts of the equations are equal to zero. The solutions for  
are given as follows 
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xxZxfZx ,    (2.73) 
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,   (2.77) 
From the definitions of , , and , we have 3x 4x 5x 6x




Zr =π ,                                                    (2.78) 





−= ,                                                (2.79) 




x ωτ −= ,                                       (2.80) 
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+= .                                            (2.81) 
The summations are carried out over all k supporting frequency points fk. 
 
2.4 Self-heating Effect on the HBT Series Resistance Extraction 
from Floating Terminal Measurement 
           The above approaches to extract the HBT small-signal model parameters are 
all based on the analysis of device S-parameters. However, due to the self-heating 
effect of the HBT device, some uncertainty is introduced when the device S-
parameters are measured, thus affecting the accuracy of the model parameter 
extraction. For the modern HBT technologies, downscaling of emitter lateral 
dimensions increases the emitter resistance while decreases collector resistance. For 
example, most modern SiGe BiCMOS technology employs shallow or deep trench to 
achieve higher cut-off frequency and packing density. As a result, self-heating effect 
of HBT device becomes an important concern.   
         Besides the previously discussed methods to extract parasitic resistances from 
measured S-parameters, many methods also have been proposed to extract the series 
emitter resistance and collector resistance from DC measurements. For the extraction 
of emitter resistance, they can be categorized in two groups. Considerations involving 
the output characteristics in the normal active region [34] can be collected in one 
group while those which analyze the output characteristics in the saturated region [35] 
and [36] can be collected in another one. The Ning-Tang method [34], which is a 
representative of former group, is based on the observation of voltage drop at the base 
and emitter series resistance from the transistor forward Gummel plot. Although 
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emitter resistance can be extracted, the base resistance has to be known beforehand 
and the self-heating effect on the emitter resistance is neglected. Open collector 
measurement method is used to extract emitter resistance by analyzing the slope of 
input current versus output terminal voltage on the condition that the collector current 
is kept zero. In other words, the open collector condition refers to the collector input 
current is zero. To extract the emitter resistance from open-collector measurement 
setup the base current source is swept under the condition that the emitter pin 
grounded. By doing so, we get a voltage at the open collector that is proportional to 
the base current through this emitter resistor. If we derivate VCE with respect to IB, we 






∂= . The output voltage 
between base and collector is positive, thus the base-collector junction is forward 
biased at the open collector condition. Since the B-C junction is forward biased during 
the measurement, the device is conducting in saturated region. Except from the 
flyback measurement, the collector series resistance can be also extracted from 
dedicated RC-active measurement by monitoring the substrate current of parasitic PNP 
transistor linked with the intrinsic NPN transistor [37] [38]. However, this method is 
not suitable for compound HBT devices, such as GaAs HBT, with no substrate PNP 
transistor presented. 
           In the conventional RE-flyback measurement, the saturation voltage of a 
transistor including extrinsic emitter resistance is given by 







β1 .                                       (2.82) 
When we take the derivative of the collector voltage with respect to the base current, 
the emitter resistance is determined from the slope of the VCE-IB curve. In general, the 
RE value will decrease as function of IB. If it has reached a plateau, the value of R will 
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be the emitter resistance. Although it is a simple way to extract emitter resistance, it 
has the disadvantage such that it has to extract RE for very high currents where the 
self-heating effect is pronounced. When the emitter resistance is current dependent, 
this might not be the value one would like to have. Both Incecik [39] and Park [40] 
proposed to use the corrected VCE-IB curve to extract the series resistance. However, 
Incecik’s approach involves intensive numerical iteration while Park’s method does 
not take into account the error induced due to high current self-heating effect. 
        As can be seen from the above discussion to extract the emitter and collector 
resistance accurately, the thermal resistance has to be determined first. At present, 
most junction temperature measurement methods rely on either optical IR 
thermometry or the pulse measurement equipment [41]. These equipments are costly 
and are not easily available to practicing engineers. Dawson et al. [42] proposed a 
method to extract the steady-state thermal resistance, which is based on the variation 
of the temperature-dependent β  or VBE. It requires the DC I-V measurements of at 
least two temperatures. Bovolon et al. [43] presented an alternate approach of 
determining the thermal resistance using various operating points. Other methods [44] 
need to control the substrate temperature using the thermal chuck. In [45], an elegant 
method is described to extract the thermal resistance requiring only the DC I-V curves 
at room temperature. However, it still needs to determine two DC model parameters 
beforehand. 
         In this section, we present a method to extract the series emitter and collector 
resistance based on the corrected DC output characteristics from floating terminal 
measurements. This method is simple and self-consistent; it can produce accurate 
emitter and collector resistance value without any numerical iteration. As a first 
condition to accurately determine the HBT series resistances, we first present a novel 
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approach to extract the thermal resistance using only the DC I-V characteristics 
measured at room temperature. For the reliable extraction of thermal resistance, only 
one model parameter has to be determined. This method is simple and robust, and it 
can produce accurate thermal resistance that is comparable to the conventional 
method [43]-[45]. The thermal resistance values calculated using our method are 
verified by extensive measurements on a variety of BJT/HBT devices. 
                  
2.4.1 New Extraction Method for Thermal Resistance 
For the bipolar transistor, the increase in DC device temperature is solely 
determined by the thermal resistance and power dissipation. Mathematically, this is 
expressed as follows: 
                                             dissth PRT ∆=∆ ,                   (2.83) 
where T∆  is temperature rise for the base-emitter junction,  is thermal resistance 





Based on the constant emitter current assumption, another useful formula, 
which relates the temperature rise with voltage change in the junction, is given in [42] 
and [46]: 












∆=α  is the emitter junction voltage temperature coefficient,  is the 
Base-Emitter (B-E) junction voltage change,  is the Base-Emitter junction 
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is the energy gap.  For most bipolar transistors, n is always taken as , and  is 
given as 1.42 eV for GaAs at  K and 1.12 eV for Silicon at  K. 
1=n gE
300=T 300=T
Substituting T∆  from (2.83) into (2.84) yields 
















R .                                       (2.85) 
At extreme temperatures, the emitter junction voltage temperature coefficient α  
deviates from a constant approximately over a large temperature range.  
           Based on the above assumptions, we can extract  using equation (2.85) 
from DC characteristics at a single temperature. After determining the ideality factor 
 from the forward Gummel plot, the DC I-V characteristics can be obtained using 
the constant base current bias. As the base current is increased, the self-heating effect 
becomes more significant than at lower base current level. Thus, the self-heating leads 
to the voltage change in the B-E junction. Our proposed method can be further 
illustrated as follows. Referring to Figure 2.15, this device is a homojunction silicon 
bipolar transistor with emitter dimensions 2um 
thR
n
×  10um. From Figure 2.15(a) and 
2.15(b), we have VBE=0.894 V at VCE=0.4 V, VBE=0.8676 V at VCE=4 V, IC=12.31 mA 







 is observed to be 033.1
T
V −=∆
∆  mV/ . The junction temperature rise, Co
T∆ , can thus be calculated to be 25.55  from equation (2.84). Using equation 
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Figure 2.15(a) Device output characteristics (for different IB input) showing self-
heating effects of a homojunction silicon bipolar device from Philips Inc. 























Figure 2.15(b) Device I-V curves for different IB input. 
 
2.4.2 Experimental Verification on the Thermal Resistance Determination 
         Three types of BJT/HBT devices are selected for verification purposes. They 
include the GaAs HBT DC I-V characteristics data provided by reference [42], a pure 
silicon bipolar transistor from Philips Inc., and lastly, a SiGe HBT furnished by IBM. 
The IBM SiGe HBTs were fabricated using a self-aligned, epitaxial-base technology 
[47].  
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         For each device, the thermal resistance is determined using equation (2.85). For 
the GaAs HBT device, using the proposed approach, the thermal resistance is 
extracted to be 106.88 /W. Compared with the results provided in [42], an error of 
less than 0.23% relative to the two-temperature method is achieved. Figure 2.16 
shows the DC measurement data from reference [42] and, for the comparison purpose, 
Table 2.1 lists the extracted values of  using the proposed method and from the 


















T=49oC   
T=73oC   
T=102.6oC
 
Figure 2.16(a) VBE vs. VCE for GaAs HBT device after [42] 
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T=49oC   
T=73oC   
T=102.6oC
 
Figure 2.16(b) IC vs. VCE for GaAs HBT device after [42]. 
 
TABLE 2.1 Comparison of Extracted  Values thR
          Temperature ( ) Co









thR  from our method 
 )/( WCo
106.88 106.43 107.49 114.81 
thR  from [42] 
)/( WCo  
106.63 
 
Figure 2.17 illustrates both the measured device output characteristics and 
simulation results of the SiGe HBTs. The extracted value of  using proposed 
method is 500.7 /W and the extracted value from the two-temperature method is 
about 500 /W. We also compare the results taken from pulsed I-V measurements 




BE. Excellent agreement is still obtained. In Figure 
2.18, the extracted values of  show good agreement compared to the results taken 
from the isothermal measurements [48]. The RMS error obtained is less than 0.35%. 
thR
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Measurement Data  
Simulation Results
 
Figure 2.17(a) I-V curves of SiGe HBT device from IBM with emitter=  um  40 
um 
5.0 ×

















Measurement Data  
Simulation Results
 
Figure 2.17(b) Both measured data and simulation results of device output 
characteristics showing self-heating effects. 
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Present Method        
 
Figure 2.18: Thermal resistance versus emitter area for SiGe HBT device from IBM. 
 
2.4.3 Self-heating Effect on the Extraction of Series Resistance from 
Flyback Measurement 
          During the flyback measurement, the HBT device is in the saturated region of 
operation, the base current IB is given as follows: 


















BCBE ββ ,                 (2.86) 
where the  and  are intrinsic voltages. Taking into account the voltage drop 








BE by the following relation: 
                                        ( ) EBCBBBEBE RIIRIVV +−−=' .                                     (2.87) 
In the flyback measurement, the collector current IC is kept zero, thus the above 
relation is simplified as 
                                        ( )EBBBEBE RRIVV +−=' .                                                (2.88) 
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Assuming constant junction temperature, the variation of base current with B-E 
voltage can be found by 









β .                                (2.89) 
         However, when the self-heating effect is pronounced, the equation (2.89) does 
not hold, so we must take the derivative of B-E voltage with respect to the base 
current under temperature change condition 




















⎛= ,                        (2.90) 
where the first term of (2.90) is equation (2.89). The second term of (2.90) is derived 
as the following 










⎛ .                                                  (2.91) 
Since the α  factor is with minus sign, the actual value of emitter resistance is 
expected to be higher than that extracted from conventional flyback measurement. 
The above derivation can also be applied to analyze the collector extraction from 
flyback measurement. It can be shown that the self-heating effect results in the 
increase of the collector resistance. 
          The above analysis shows the tendency of series emitter and collector resistance 
values against base current remain unchanged but shifted by an amount of BEthVRα  
and CEthVRα , respectively. 
 
2.4.4 Improved Extraction Method and Experimental Result 
         Since both emitter resistance and collector resistance have to be extracted at 
high current region, the thermal resistance Rth must be determined first. Once the Rth 
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is known, we may correct the VBE value using equation (2.90) or (2.91). From the 
corrected VCE against IB   curve, we are able to extract the RE and RC by eliminating the 
self-heating effect.  
        To verify the proposed method, a SiGe HBT device is used to extract the series 
emitter and collector resistances. The thermal resistance Rth is about 610K/W 
extracted from the method discussed in last section. Figure 2.19 shows the DC output 
characteristics of RE flyback measurement. Figure 2.20 shows the extraction results 
obtained from the proposed method of equations (2.90) and (2.91) and the 
conventional method of equation (2.82).  
       As shown in Figure 2.19, the corrected VCE voltage deviates from the 
measurement values gradually as the base current goes progressively higher, 
indicating the voltage drop due to the device self-heating. Consequently, as shown in 
Figure 2.30, the RE value of 3.1 Ohms extracted from the corrected data is higher than 
the value of 2.4 Ohms extracted from the conventional method in equation (2.82). We 
can see that the self-heating effect leads to 29% error in the emitter resistance 
extraction. Figures 2.21 and 2.22 show the measurement data for collector resistance 
extraction and comparison with the conventional method. Similarly, the corrected VEC 
is lower than the real measurement data, which in turn causes a lower RC value of 3 
Ohms, compared to the uncorrected value of 3.8 Ohms. The self-heating effect leads 
to 21% error in the collector resistance extraction. In conclusion, the conventional 
flyback method underestimates the emitter resistance and overestimates the collector 
resistance due to the device self-heating effect at high base current. 
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Figure 2.19. Typical measured VCE versus IB for IC=0. 
 



















new method         
 
Figure 2.20. Comparison with conventional method of emitter resistance 
extraction. 
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Figure 2.21: Comparison of measured characteristics with corrected 
characteristics.  
 



















new method         
 
Figure 2.22. Comparison with conventional method of collector resistance 
extraction. 
 
Chapter 2                                                                                                                                       50
 
 
2.5 Experimental Verifications and Discussions 
        To verify the parameter extraction method presented in this chapter, one SiGe 
HBT device is used in this study. The device under test has emitter area of 0.5 × 40 
µm2. The cutoff frequency ft and maximum oscillation fmax are 50 GHz and 47 GHz, 
respectively. For the studied HBT device, S-parameters have been calculated for 
different bias points which cover bias for normal operation. For better comparison, the 
simulation results are plotted in both the Smith Chart and linear plot. The calculated 
data agrees well with measured data as can be seen in the Figure 2.23.  
Two approaches are used to calculate the HBT equivalent circuit elements. One is 
analytical approach in Section 2.2 and the other is optimization of fitting two 
reference planes in Section 2.3. As mentioned earlier, an objective function of l2-norm 
is recommended for the internal plane due to the necessity to calculate derivatives. 
Tables 2.2 and 2.3 show the parameter values extracted at two different bias points 
using different methods. Figure 2.23 shows the comparison between measured and 
modeled S-parameters. Figures 2.24 and 2.25 show the magnitude and phase of S21 
comparison. 
         As we can see from Figure 2.23, multi-plane data fitting approach gives 
excellent agreement between measured data and modeled results while the analytical 
approach show reasonable agreement to the measurement results. For the analytical 
approach, S21 of Figure 2.23 gives seemingly good agreement. However, when it is 
plotted directly versus frequency as shown in Figures 2.24 and 2.25, the derivation 
can be readily seen, especially at high frequency range.  
 From Tables 2.2 and 2.3, it can be seen that the emitter resistance value is not 
constant for different bias points. In addition, the RE values extracted from the S-
parameters and the proposed flyback method are listed for comparison. This clearly 
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shows the self-heating effect on the extraction of RE. 
 
Figure 2.23 Comparison between modeled and measured S-parameters (Ib =60 µA, 
VCE=3 V, frequency 0.05-10 GHz): dot line: measured data; solid line multi-plane 
fitting approach, dashed line analytical approach. 














measurement data            
analytical approach         
multi-plane fitting approach
 
Figure 2.24 Comparison of magnitude of S21 between modeled and measured S-
parameters (Ib =60 µA, VCE=3 V, frequency 0.05-10 GHz). 
Chapter 2                                                                                                                                       52
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multi-plane fitting approach
 
Figure 2.25 Comparison of phase of S21 between modeled and measured S-parameters 
(Ib =60 µA, VCE=3 V, frequency 0.05-10 GHz). 
 
 
TABLE 2.2 Comparison of Extracted HBT Small-Signal Parameter Values 
(Ib=60 µA, VCE=3 V) 
 Analytical Approach Multi-plane Fitting 
Approach 
Lc (pH) 25.55 23.2 
Lb (pH) 21.37 19.7 
Le (pH) 5.28 6.32 
Cp (fF) 64 71 
Rc (Ohm) 2.396 2.702 
Rb (Ohm) 1.413 0.789 
Re (Ohm) 1.512 1.78 
Rbb (Ohm) 1.831 1.632 
rπ (Ohm) 665 713 
Cπ (fF) 379 432 
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Cµ (fF) 107 113 
Cbc (fF) 42 31 
τ (ps) 2.483 2.118 
gm0 (S) 0.132 0.157 
Re (Ohm) 
(from flyback method) 
1.87 
 
TABLE 2.3 Comparison of Extracted HBT Small-Signal Parameter Values 
(Ib=110 µA, VCE=3 V) 
 Analytical Approach Multi-plane Fitting 
Approach 
Lc (pH) 25.55 23.2 
Lb (pH) 21.37 19.7 
Le (pH) 5.28 6.32 
Cp (fF) 64 71 
Rc (Ohm) 2.04 2.012 
Rb (Ohm) 1.413 1.203 
Re (Ohm) 1.14 1.741 
Rbb (Ohm) 1.514 1.672 
rπ (Ohm) 557 684 
Cπ (fF) 402 371 
Cµ (fF) 123 102 
Cbc (fF) 45 56 
τ (ps) 1.903 1.724 
gm0 (S) 0.41 0.38 
Re (Ohm) 
(from flyback method) 
1.87 
 





Chapter  3       
Modeling HBT Using the Contour-Integral and 
Multi-Connection Methods 
 
3.1 Introduction  
        As discussed in the previous chapter, accurate determination of the HBT 
parasitic inductance and resistance is very important as the parasitic element values 
not only affect the extraction of intrinsic elements but also determine the input and 
output matching of the circuit. This eventually also affects the noise figure and 
maximum gain of the amplifier. Chapter 2 proposed a modified floating terminal 
method to extract the parasitic resistance by eliminating the thermal effect. To 
determine the parasitic inductance values, both the analytical approach and 
optimization approach discussed in Chapter 2 can be adopted. However, as we know, 
measurement-based methods all suffer from one drawback as S-parameter 
measurements always have some uncertainties [49] [50] due to the limitations of the 
measurement systems and human errors. The full-wave EM analysis can offer 
accurate S-parameters, but it is often time-consuming and possesses great difficulties 
in simulating the HBT intrinsic device. As such, the planar circuit approach to extract 
the parasitic inductance and model the HBT device is proposed. This chapter 
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discusses the analysis and modeling of the HBT devices by the planar circuit 
approach, e. g., the contour-integral method and the multi-connection method.  
        The concept of a planar circuit was introduced by Okoshi and Miyoshi [51] as an 
approach to analyze microwave integrated circuits. The planar circuit approach can be 
used to characterize a number of microwave integrated circuit components, basically 
in stripline [52] or microstrip configuration, which typically has one dimension, 
normally the substrate thickness is much smaller than the operating wavelength.  
        The planar circuit approach was originally derived based on the stripline 
configuration. However, for the HBT device, the emitter strip can only be treated as a 
microstrip configuration with no upper dielectric material present. With reference to 
the microstrip component, it should be observed that it can be approximately 
considered as a planar circuit, as the electromagnetic field is not entirely confined to 
the substrate region but, particularly near the edges of the metallization, extends into 
air outside the dielectric substrate. In other words, the presence of stray fields makes 
the planar-circuit concept not rigorously applicable to microstrip components. 
Nonetheless, as discussed in this part of the work, provided suitable modifications in 
terms of effective parameters are made, planar circuit models provide accurate enough 
characterizations of microstrip circuits.  
         Due to the advantages of the planar circuit approach, several new components 
have been designed, such as 3-dB hybrid circuits [53], circulators [54] and Ferrite 
resonators [55]. Circular polarization in microstrip antennas was also obtained by 
exciting two degenerate orthogonal modes in a planar structure [56]. 
        As will be shown in Section 3.2, for those components with regular shapes (i.e., 
the HBT device with one emitter finger falls into this group.), the Green’s function 
approach offers an accurate and fast calculation of the impedance. However, for 
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components with arbitrary shape (i.e., the HBT device with multi-finger falls into this 
group.), the equivalent circuit parameters can be derived from the contour-integral 
and/or the segmentation method [57]-[59]. In the contour-integral method, the wave 
equation is first converted to an integral equation along the circuit periphery. Thus, 
the required computation time is reduced appreciably, as compared with other 
methods in which the field must be solved over the entire area of the circuit [60]. 
 
3.2 Modeling One-Finger HBT Device by Resonant-Mode 
Technique 
        To apply the planar circuit approach to extract the HBT parasitic inductance, the 
emitter of one-finger HBT device may be treated as a rectangular microstrip resonator 
with dimensions , where a and b being the emitter width and length, 
respectively. Therefore, the ortho-normalized eigenfunction satisfying the boundary 
conditions can be obtained by the resonant-mode expansion technique [61] as follows 
ba×
                                   )cos()cos(),( ymxm
nm
mn kxkab
yx εε=Φ , 
                                           amkxm π=  ,  bnk yn /π= ,                                          (3.1) 













where mε  and nε  are coefficients to make  satisfy the normalizing condition. The 
above equation leads directly to a Green’s function [62] 
mnφ



















ωµ        (3.2) 
From the planar circuit principle [51], the input impedance Zin of the one-port 
rectangular circuit, as shown in Figure 3.1, can be written as 
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Figure 3.1 One-port planar resonator and its equivalent circuit: (a) one-port 
rectangular resonator, (b) equivalent circuit of one-port planar resonator. 
 
If the circuit loss is taken into account, equation (3.3) can be re-written as  












= ωωω                      (3.4) 
In the above expression, the second term  stems from the mode with 
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capacitance of the circuit. Parameters C00 and G00 express the static capacitance and 
the associated dielectric loss, and are given below  
                                                     dabC /00 ε= ,                                                       (3.5) 
                                             )/(tan0000 drCG += δ ,                                              (3.6) 
where r is the skin depth of the conductor.  
       Equation (3.4) shows that the equivalent circuit representing the input impedance 
is given, as shown in Figure 3.1(b), by a series connection of a number of parallel 
resonant circuits corresponding to each mode including the zero-frequency resonance 
(m=n=0). Parameters Cmn, Lmn and Gmn in equation (3.4) directly give the equivalent 
circuit parameters in each resonance circuit. These parameters can be computed in 
terms of geometrical parameters by using equation (3.4) as follows 
                                               εµ2
)/()/( 22 bnam
fmn
+= ,                                        (3.7) 









ε ,                                      (3.8) 








+= ,                                  (3.9) 
                                                    0/2 QCfG mnmnmn π= ,                                          (3.10) 











xm ,                                         (3.11) 
                                                      ,                                             (3.12a) 1110
−−− += cd QQQ
                                                        δtan1=dQ ,                                                (3.12b) 
                                                          r
dQc = .                                                     (3.12c) 
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       The equivalent circuit of a planar resonator in Figure 3.1(b) suggests that when 
the resonance frequencies are widely separated and the Q factor of the resonance is 
relatively high, the circuit characteristics in the vicinity of a resonant frequency can be 
expressed approximately in terms of a set of L, C and G.  
       However, for microstrip-type circuit, it has been shown [63]-[64] that the 
dynamic properties of the microstrip (including higher order modes) can be 
approximated by a planar waveguide model. This is a waveguide with lateral 
magnetic walls, having the same height d as the substrate thickness. The width we and 
the permittivity εe of the filling dielectric are determined by the conditions that both 
the phase velocity and the characteristic impedance have to be the same as for the 
microstrip line. As the dominant mode of the planar waveguide is a TEM mode, the 
equality of the phase velocities imposes that the filling dielectric has the same 
effective permittivity εe of the quasi-TEM mode of the microstrip line. Therefore, it is 
reasonable to extend the planar circuit model to the case of two-dimensional 
microstrip circuits with effective dimensions and an effective permittivity [65]. The 
effective permittivity is used to account for the electric-field lines being more or less 
confined to the substrate material and therefore, it depends on the electric-field 
distribution along the edge of the planar element. Considering the EM field as the 
superposition of the resonant modes of the structure, it is evident that a different 
effective permittivity should be ascribed to resonant modes having a different field 
distribution along the periphery of the circuit. Wolff and Knoppik have developed a 
theory [66] for computing the resonant frequencies of circular and rectangular 
microstrip resonators using a planar model. This model is characterized by effective 
dimensions and effective permittivities which depend on the resonance mode; it can 
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be used in conjunction with the resonant-mode technique to determine the parameters 






Figure 3.2 Planar waveguide model for a microstrip line. 
 
      Therefore, to calculate the capacitance value, the effective width and effective 
length, given by Wheeler [67], must be used. For the microstrip resonator with narrow 
strip geometry, the fringing capacitance must also be taken into account. Therefore, 
the equation (3.8) can be replaced with the following expression [65] 




C ,0,0 =                                                   (3.13) 
where 





0mfor   ,1ξ
and 





0nfor   ,1ζ
       In practical applications, only a finite number of resonance circuits are to be 
included in the equivalent circuit; such a number depends on the frequency range of 
interest and on the approximation required. In a low-frequency approximation [68], 
only the first two resonant modes can be taken into account, i.e., the static mode 
resonating at zero frequency and the first higher mode. For the HBT device studied, 
the peak ft is at 50 GHz thus only two cells can give satisfied result. However, as the 
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scaling down of the HBT device, more cells are needed to be included to improve the 
accuracy. 
 
Figure 3.3 Extracted inductance versus resonance frequency. 
 
          A single emitter SiGe HBT device is selected to verify the above analysis. The 
emitter is of dimension of 0.5 x 40 µm2. The substrate thickness is 0.8 µm. The 
inductance value is calculated using equations (3.7)-(3.13) and shown in Figure 3.3. 
         As shown in Figure 3.3, the inductance value is 8.17 pH at the lowest resonance 
frequency 2173 GHz. The inductance value drops sharply after the first resonance. 
The inductance at the lowest resonance frequency dominates the total inductance 
value, thus justifies the above statement. Compared the inductance value 6.32 pH 
calculated and optimized from measured S-parameters shown in Table 2.2, the 
inductance value extracted from the resonance-mode technique is a very good initial 
value for the overall optimization of the S-parameters. 
        The above analysis and calculation demonstrate that an accurate characterization 
of a two-dimensional microstrip circuit and extraction of equivalent circuit element 
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can be achieved through an effective planar circuit model in conjunction with the 
resonant-mode technique, provided a suitable effective permittivity and effective 
dimensions account for the reactive energy associated with fringing field of the 
corresponding mode.  
 
3.3 Contour-Integral Approach to the Modeling Multi-Finger 
HBT Device. 
          The method in the above section is only valid for simple emitter geometry, e.g. 
rectangular, as the Green’s function is available. For the multi-finger HBT device, 
however, the contour-integral method must be employed to calculate the impedance 
matrix of the equivalent circuit.  
        The contour integral method is a method that solves the unknown field quantities 
in the contour integral equation that describes the fields or potential function in the 
boundary of a defined volume in space. The contour integral method is applied to 
electromagnetic scattering problems, where the solutions usually are formulated using 
the integral equation on the surface of the scatters and solved by the method of 
moments. The boundary element method comes in as a numerical procedure that is 
used to discretize an integral equation and this method plays the role of the method of 
moments in the contour integral method in this section. 
        As a result of the discretization by the boundary element method, a set of matrix 
equations is formed, for which the unknown potentials on the boundary can be solved 
by various matrix solvers. The major advantages of the boundary element approach is 
that  
it reduces the formulation of the problem to one dimension, as compared to most 
formulations in the method of moments and the finite element method. 
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        The accuracy of the boundary element method in solving two-dimensional 
electromagnetic problems depends on two important factors: the integral equation that 
describes the field along the periphery of the two-dimensional circuits and the order 
of the boundary elements used in the discretization process. The first factor is 
essential in obtaining a rigorous formulation of the problem, while the other factor is 
to improve the accuracy of the potential description of each boundary element. In this 
section, only the constant boundary element will be considered as that the formulation 
can be simplified considerably. 
          The contour integral method of two-dimensional planar circuits usually 
employs the scalar Green’s function for homogenous problems. However, the 
microstrip circuit is actually an inhomogeneous two-dimensional problem with an air-
dielectric interface. As such, there is a need to replace the constitutive parameters in 
the air and dielectric regions of the original problem, by a set of effective constitutive 
parameters that fille the entire space in the equivalent problem. Moreover, the 
physical dimensions of the microstrip lines in the original problem must be replaced 
by the corresponding equivalent dimensions to account for the fringing effect at the 
edges. Since the dielectric permeability does not exhibit magnetic properties, the 
effective permeability is assumed to be that of air. Hence only the effective 
permittivity and effective dimension are considered in the equivalent problem. With 
this equivalent concept, the Green’s function for two-dimensional homogenous 
problems is used and is expressed in terms of the Hankel function of the second kind. 
         Okoshi [51] used the contour integral equation with scalar Green’s function in 
solving stripline planar circuits. He formulated with equivalent voltages and currents 
on the contour of the planar circuit, discretized using the boundary element method 
and obtained the impedance Z matrix for the planar circuit. 
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3.3.1 Derivation of Contour-integral Equation for the Circuit in the Same 
Plane 
         Before proceeding to the theoretical development, the assumptions used in the 
formulation shall be stated. The arbitrary shaped planar circuit is considered as a two-
dimensional problem with the following assumptions: 
a. The substrate thickness is electrically thin in the x-direction, as shown in 
Figure 3.4. 
b. The conductor on the top surface and ground plane is a perfect electric 
conductor and the conductor is infinitely thin. 
c. The interior of the closed surface is filled by material with an effective 
permittivity. 
d. The perimeter of the planar circuit is bounded by a perfect magnetic wall, 
except on the segments where coupling ports exist. 
       The first assumptions are valid in most practical cases for microwave frequencies. 
Assumptions (c) and (d) are consequences of the fact that the homogeneous Green’s 
function is used. 





















Figure 3.4 Symbols used in the integral equation representation of the wave equation. 
 
        In the contour integral method, the wave equation is first converted to an integral 
equation along the circuit periphery as follows 
                                             ,                                            (3.14) )(in    0)( 22 DVkT =+∇
                                                  )(on    0 C
n
V =∂
∂ ,                                                   (3.15)  
where C and D denotes the periphery and the region and inside the periphery, as 
shown in Figure 3.4. In general, RF voltage V is a complex quantity and is analytic in 
the domain D and on the boundary C. This implies that its derivatives are continuous 
in the domain and on the boundary.  
         For two-dimensional problem, a solution of Helmholtz equation (3.14) is given 
by Green’s function for a delta source function 
                                       )()()(
''22 rrrrGkT −−=−+∇ δ ,                                     (3.16) 





rr −δ  is the Dirac function (delta function), r and r’ are the observation and 
source points, respectively. Mathematically, the solution of the Green’s function is 
given by  






rrkHjrrG −= ,                                         (3.17) 
where  is the Hankel function of the second kind of zero order. 20H
         From vector calculus, the Green’s formula for two-dimensional problems is 
given by 





22 ϕφφϕϕφφϕ ,                        (3.18) 
where φ and ψ are scalar quantities, D and C are the surface and boundary of the 
planar circuit, respectively. 
        Let ψ=V and ),(
'
rrG=φ  in equation (3.18), and using equations (3.16) and 
(3.17), it can be shown that 














' θ ,        (3.19) 
and the line current density Jj, flowing into the segment at the coupling port is given 
by  






1 .                                                    (3.20) 
        To solve equation (3.19) numerically, we divide the circuit periphery into N 
incremental sections numbered as 1, 2, …, N, having width W1, W2, W3, … WN, 
respectively, as illustrated in Figure 3.4. N sampling points are set to be at the center 
of each section. For accurate calculations, the section width is usually taken to be 
much smaller than 20
gλ . Therefore, the coupling port occupies two or more sections. 
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        When the magnetic and electric field intensities are assumed constant over each 
width of these sections, the above integral equation (3.19) can be replaced by the 
summation over N sections. The resulting expression is given by 






where Vi is the voltage over the ith section and Ij (=JjWj) is the total current flowing 
into the jth section.  
        The matrix elements uij and hij for matrices U and H, are given as  






1θδ ,                            (3.22a) 







ωµ .                                    (3.22b) 
Solving equation (3.21), the voltage on each sampling point is given as  
                                                       .                                                     (3.23) HIUV 1−=
Therefore the impedance matrix of the equivalent N-port circuit is obtained as  
                                                        .                                                      (3.24) HUZ 1−=
In practice, the coupling ports are connected to only a few of the N sections. Thus, 
rows and columns corresponding to the sections that are open-circuited can be deleted 
from the Z-matrix to obtain the impedance matrix. 
        To calculate the impedance matrix, the equation (3.21) must be numerically 
evaluated. The Hankel function exhibits a logarithmic singular behavior as the 
argument of the function goes to zero. This occurs when k equals zero or when source 
point coincides with the observation point on the boundary. Therefore, the integrals in 
equations (3.22) must be taken care of when performing the numerical integration. 
        To solve the case when the source point i coincides with the observation point j, 
the derivation of uij and hij should be treated separately.  
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a) Evaluation of uij
        From equation (3.22), as the source point approaches the observation point along 
the element, i. e. i=j, the integral involving the Hankel function of the second kind of 
first order, goes to zero. This can be seen from Figure 3.5. The observation point is 
located at the center of the element, where the unit normal vector  is orthogonal to 
the element direction. As i approaches to the j along the element, the tangential unit 
vector  is always parallel to the element length. As such, the angle θ between  
and  is always , which implies that cosθ is always zero. Hence, the integrand of 








ij is zero throughout the interval of integration, except at the point i=j. 
However, it is known that the integral of a function that is defined only at one point in 








Figure 3.5 Element consideration for uij at i=j. 
 





Figure 3.6 Element consideration for hij at i=j. 
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       The element considered here is a straight line as shown in Figure 3.6. This is true 
for most cases since the contour is appropriately subdivided in segments that are 
sufficiently small for the assumption of the constant electric field or voltage across 
that element. Note that the relationship between s and x is given by 




s j += .                                                   (3.25) 
From equation (3.25), the distance of any point along element j with respect to point i 
can be deduced as  






' =−=−= .                                          (3.26) 
Substitute equation (3.25) and (3.26) into equation (3.22b), we have  








0∫−= ωµ .              (3.27) 
Next, the interval in the vicinity of point j is introduced. This integral is required to 
examine the behavior of the integral as i approaches j. Hence equation (3.27) can be 
rewritten as  






00 ∫→= εεωµ .                                      (3.28) 
To evaluate the integral in equation (3.28), the following mathematical formulas for 
Hankel functions and Bessel functions are used: 
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where 
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and γ=0.5772 is the Euler’s constant. 
        Using equation (3.29) into the integral in equation (3.28) 
                                         =∫→ dxWkxH j )2(lim
1 )2(
00 εε  











































j εεπ .          (3.30) 
Equation (3.30) can be evaluated analytically and simplified to the following 
                                                 =∫→ dxWkxH j )2(lim
1 )2(
00 εε  
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1)1( γπ .    (3.31) 
It is found through numerical calculations that the contributions to the integral from 
the terms in the summation series are negligible compared to the first term on the 
right hand side of equation (3.31). Hence, hij at i=j is evaluated to be 





ωµ +−−= jjij kWInjWdh .                             (3.32) 
Summarize the integrals in equation (3.22): 










ku ji  ,)(cos
2
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1θ .                                 (3.33a) 


























h j .                        (3.33b) 
        The numerical integration of uij and hij involves the following integrals: 
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Note that in the above integrals, the integration is carried our along the element 
length. In this section, the equations for the angle θ and the distance R between the 












Figure 3.7 Element considerations for integration of uij and hij. 
 
        Referring to Figure 3.7, the center of the elements, i and j, are denoted by SX[i] 
and SX[j], respectively: 
                                            SX[i]=0.5(X[i+1]-X[i]) 
                                            SY[i]=0.5(Y[i+1]-Y[i]).                                              (3.34) 
For i=u or v, X[·] and Y[·] are the coordinates at the two ends of each element. 
         By simple geometrical manipulations, the unit tangential vector of the element v 
can be obtained as 
                           
∧∧∧ −++−+= }][]1[(])[]1[{(1 yx
v
t avYvYavXvXW
a                      (3.35) 
The unit normal vector to the element is obtained from equation (3.35). 
        Through a transformation matrix as follows: 
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a .                         (3.36) 
      The distance Ruv between the middle points of element u and v is given by  
                       .                         (3.37) 
∧∧∧ −+−= yxuvuv auSYvSYauSXvSXaR ])[][(])[][(
Using equations (3.35) and (3.37), the distance Ruv from the middle point of element u 
to any other point on the element v is 
                                                                             (3.38) 
∧∧∧∧− +=+= tRoyyxx alaRaRaRR
where Ro is the distance from the middle point of the element u to the starting point of 
element v. The solutions for Rx and Ry in equation (3.38) are as follows: 




x −++−= , 




y −++−= , 
                                                  vWl ≤≤0for                                                         (3.39) 
Therefore, the argument R in the Hankel function is given by  
                                                  22 yx RRR +=                                                       (3.40) 
To calculate the angle θ, we make use of the unit vector along the R-direction as 
follows: 
                                                
∧∧ ⋅= nR aaθcos
                            ])}[]1[(])[]1[({1 vXvXRvYvYR
RW yxv
−+−−+= ,                  (3.41) 
Equations (3.39)-(3.41) are used in the numerical integration of the Hankel functions 
for the computation of hij and uij using Simpson’s rule. 
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3.3.2 Derivation of Contour-integral Equation for the Circuit in Different 
Height 
        Equations (3.19) and (3.41) are only valid for the circuit within the same plane. 
However, for compound semiconductor process, the HBT fingers are of different 
height resulting from etching process. Thus equations (3.19) and (3.41) must be 




















Figure 3.8 HBT device with base, emitter and collector in different height. 
 
        For the configuration shown in Figure 3.8, the RF voltage on a point on the 
periphery can be rewritten as 
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1 ωθα     (3.42) 
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where hb, he and hc are the substrate height for base, emitter and collector strips, 
respectively.  
       Therefore, by applying the contour-integral formulation to base, emitter and 
collector strips, respectively, the following equations hold: 
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for base; 
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for emitter and  
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h j                         (3.45b) 
for collector. 
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       Considering that all the N sections on each contour are coupling ports and that the 
planar circuit is represented by and N-port equivalent circuit. The elements of 
impedance matrix can be written as follows 
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2
3
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h j      (3.46b) 
Thus the impedance matrix can be calculated from equation (3.46). The argument rij 
in Hankel is determined by the Cartesan coordinates in the rectangular space: 
                  222 )]()([)]()([)]()([ jSZiSZjSYiSYjSXiSXrij −+−+−= . 
 
3.4 Hybrid Modeling Approach to HBT Device 
        The contour-integral method discussed in the above section can only calculate 
the impedance of the HBT parasitic elements. However, to model the HBT device 
with active intrinsic part must be taken into account, the HBT device can be treated as 
an embedded multi-port network [69]: an equivalent circuit of the intrinsic device and 
an equivalent circuit of the extrinsic chip. The equivalent circuit of a HBT intrinsic 
device contains a controlled current source responsible for device amplification, while 
the equivalent circuit of the extrinsic chip contains parasitic elements such as stray 
capacitances and lead inductances and resistances. The effect of additional elements 
on the scattering matrix of the entire device can be calculated using the embedding 
formulations. Figure 3.9(a) presents two subnetworks connected by internal ports.  
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(b) 
Figure 3.9 (a) Multiport network illustration of HBT unit cell. Snet is the scattering 
matrix of the entire network referred to external ports.  
(b) HBT device decomposed into m active two-ports and a parasitic passive multiport 
with n=3 external ports. 
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        Referring to Figure 3.9(a), T is the scattering matrix for the HBT parasitic 
passive multiport consisting of lead inductances, stray capacitances and resistance for 
emitter, base and collector. The scattering matrix T for the HBT parasitic passive 
network can be found by partitioning the embedding network’s scattering matrix T 
into submatrices  



















where ,  and ,  are vectors of incoming and outgoing waves, respectively, in 
the external and internal ports of the network. 
ea eb ia ib
       Similarly, the HBT intrinsic circuit, can be described by the system of equations 
                                                       ss Sab =                                                            (3.48) 
where S is the scattering matrix for the HBT intrinsic circuit consisting of current 
source, dynamic capacitance and bias-dependent resistance. The connections of pairs 
of internal ports of S and T subnetworks impose restrictions on vectors of internal 
incoming and outgoing waves of the forms 
                                                       si ba =                                                              (3.49) 
                                                       si ab =                                                              (3.50) 
From equations (3.47)-(3.50), by first eliminating , we obtain ib
                                                                                             (3.51) eieiii aTTSa
11 )( −− −=
and, after eliminating  from the first equation of (3.47) ia
                                                                              (3.52) eieiieieee aTTSTTb ])([
11 −− −+=
The coefficient matrix in this equation 
                                                                                  (3.53) ieiieieenet TTSTTS
11 )( −− −+=
is the scattering matrix of the whole network referred to the external ports. 
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       For the HBT device expressed in the multiport scheme shown in Figure 3.9 (a), 
the multiport matrix is as follows: 


























































































































 and ,  are 
vectors of incoming and outgoing waves, respectively, in the external and internal 
ports of the network.  is the scattering matrix for HBT extrinsic 
equivalent circuit calculated by contour-integral method,  
is the scattering matrix for the HBT intrinsic part,  and 






































































































The overall scattering matrix for HBT two-port network can be converted from three-
port scattering matrix calculated from equation (3.53): 





























+−=                       (3.55) 





























+−=                       (3.56) 
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Therefore the final two-port scattering parameters can be further written as the 
following as: 









SS +−= ,                                             (3.57a) 









SS +−=  ,                                            (3.57b) 









SS +−=  ,                                            (3.57c) 









SS +−= .                                           (3.57d) 
 
3.5 Results and Discussions 
        A typical GaAs HBT device is selected to verify the above analysis. The selected 
HBT transistor has a multi-finger 2×20×4 configuration and hc=2.5 µm, hb=2.59 µm 
and he=2.82 µm. The multi-finger HBT device is divided as shown in Figure 3.8, 
where the dot indicates the coupling ports to be evaluated. The contour-integral 
analysis is subsequently applied and the scattering matrix parameters for each unit cell 
parasitic subnetwork are calculated using equations (3.42)-(3.46). In the contour-
integral calculation, the width of each coupling port Wi is 0.4 µm along the device 
strips. Equation (3.46) is applied to calculate the impedance matrix for the HBT 
parasitic passive multiport. The intrinsic device is connected to the strip periphery as 
the equivalent circuit parameters are determined by the field distribution along the 
periphery. The impedance matrix of HBT intrinsic device is calculated by the well-
known chain matrix formulation. The intrinsic element values are calculated by the 
analytical approach discussed in Chapter 2 and are listed in Table 3.1. The overall 
scattering matrix of the HBT device is obtained by merging the two matrices together 
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using equation (3.53). The final two-port scattering matrix is computed by the 
transformation of equation (3.57).  
 
Table 3.1 HBT Small-signal intrinsic parameter values for the extracted bias points 
 Ib=100 uA, Ic=9.4 
mA, VCE=4 V. 
Ib=200 uA, Ic=19.2 
mA, VCE=3 V. 
Ib=290 uA, Ic=26.3 
mA, VCE=4.5 V. 
Rbb (Ohm) 8.3 8.9 9.4 
uC (fF) 23 27 28 
πr (Ohm) 3679 2538 742 
πC (pF) 2.7 1.2 0.9 
τ (ps) 2.7 2.1 1.7 
mG (Sie) 0.19 0.42 0.59 
bcC (fF) 42 13 17 
 
        Figure 3.10 shows the comparison of measured S-parameters versus calculated 
S-parameters by both the analytical approach discussed in Chapter 2 and the hybrid 
approach discussed in Section 3.4. Reasonable agreement between the measured and 
analytical calculated S-parameters is noted. However, the simulation results 
calculated by the analytical approach deviate from the measured data as the frequency 
increases. While the S-parameters simulation by the hybrid approach show better 
agreement to the measurement data. This is expected as the contour-integral 
calculation takes into account the coupling among the multi-fingers. As the operating 
frequency increases, the equivalent circuit approach for the HBT extrinsic part is not 
accurate enough. For example, the parasitic inductance should be replaced by the 
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resonator equivalent circuit. Although the analytical approach can adopt a more 
comprehensive but complex equivalent circuit the unique determination of the model 
parameter is difficult.  
         The calculated residual error is tabulated in Table 3.2. As noted from Table 3.2, 
for all three biasing points, the hybrid approach shows lower residual errors compared 
to the analytical approach, indicating a better agreement throughout the entire 
frequency range.  
 
 
Table 3.2 Residual error for the extracted bias points 
Residual error Ib=100 uA, Ic=9.4 
mA, VCE=4 V. 
Ib=200 uA, Ic=19.2 
mA, VCE=3 V. 
Ib=290 uA, Ic=26.3 
mA, VCE=4.5 V. 
Analytical 
Approach 
4.2% 4.7% 5.1% 
Hybrid Approach 1.8% 2.1% 1.9% 
 

























Figure 3.10(a) Measured and simulated S-parameters for GaAs HBT. (solid line: 
hybrid approach; circle line: measurement data; dashed line: analytical approach; 
























Figure 3.10(b) Measured and simulated S-parameters for GaAs HBT. (solid line: 
hybrid approach; circle line: measurement data; dashed line: analytical approach; 
Ib=200 µA, VCE=3V, IC=19.2 mA, frequency: 1-20 GHz; S12*5, S21/20). 
 

























Figure 3.10(c) Measured and simulated S-parameters for GaAs HBT. (solid line: 
hybrid approach; circle line: measurement data; dashed line: analytical approach; 
Ib=290 µA, VCE=4.5V, IC=26.3 mA, frequency: 1-20 GHz; S12*5, S21/20).  





Chapter  4      




            In the technology development and device design for low-noise applications 
[70], various analytical equations are used. These equations give the minimum noise 
figure NFmin, the optimal source reflection coefficient ΓG,opt and equivalent noise 
resistance Rn of a bipolar transistor as a function of bias conditions and small-signal 
transistor parameters. In the past noise models [71]-[78] were often developed using a 
small-signal equivalent circuit combined with a model for physical noise sources 
including the shot noise and thermal noise. The most often used model equation to 
calculate noise performance of bipolar transistors has been those in [71], e.g. 
employed in [72], or those of van der Ziel [73], e.g. used in [74]. They are both based 
on the pioneering analysis of noise sources in bipolar transistors by van der Ziel and 
Becking [79]. These are put on a more profound theoretical basis by van Vliet [80] to 
determine the noise performance of the transistor as a function of the bias conditions 
and transistor parameters, like series resistors, junction capacitances and transit time.  
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           Herzel, Heinemann [81], [82] and Voinigescu et al. [77], have published 
different equations to calculate the four noise parameters of bipolar transistors. Both 
of them give the minimum noise figure in terms of the small-signal parameters of the 
transistors. This is attractive both in predicting noise behavior from device simulation 
and as substitute for noise measurements since they give the minimum noise figure 
readily as a function of the small-signal admittance parameters of the device. Herzel 
and Heinemann’s approach, which is also referred to be the thermodynamic model, 
makes use of the well-known fluctuation-dissipation theorem to describe device noise.  
In contrast to most SPICE noise models [71]-[78], the expression for the high-
frequency spectrum of thermal current noise in bipolar devices was derived from 
quantum mechanical linear response theory instead of relying on an equivalent circuit.  
           This chapter addresses the issue on the RF noise analysis of HBT device. It 
will describe one of the most promising features that the new proposed method can 
offer, i.e., the noise properties can be evaluated concurrently without any domain 
transformation with the determination of the S-parameters. In the past, multiple 
conversions were needed before gain and noise properties could be solved. 
Apparently, in this approach, the computational time for both gain and noise 
evaluation is shortened since they can be computed together without any conversion. 
    In this part of the work, some computer-aided noise analysis methods for linear 
two-port networks with general internal topology are proposed. Without imposing the 
constraint of 0* =nnba  [83], a few general expressions for the computation of the four 
noise parameters of the basic two-port network in terms of the equivalent 
temperatures Ta and Tb are derived. Based on this fundamental concept, two 
alternative approaches, which lead to faster computation of the four noise parameters 
of a two-port with any arbitrary internal topology in microwave circuits, are 
Chapter 4                                                                                                                                     86 
 
 
discussed. By means of wave representation for noise [84], the need to adopt any 
sparse matrix techniques for the evaluation of the N×N inverse as required in the 
conventional analysis [85] is removed. The second proposed method can be easily 
incorporated into existing CAD tools. Moreover, it provides the unification of the 
Gupta’s multi-connection method for signal analysis with the noise analysis. 
    Following the evaluation of the SPICE noise model and thermodynamic noise 
model in Section 4.2, noise analysis, based on the T-wave and S-wave approaches are 
carried out.   In Section 4.3, the various definitions of the noise representations will be 
discussed in relation to the noise wave concept. These basic noise representations are 
subsequently extended to any arbitrary internal topology two-port network. Some 
conventional noise analyses for two-port networks with any internal topology are also 
reviewed in this section. Following this, the derivation of some new expressions for 
the four noise parameters in terms of the equivalent noise temperatures are illustrated 
in Section 4.4. Next, two alternative approaches, T-wave and S-wave, are discussed in 
Section 4.5. Finally, Section 4.6 proposes a new method to extract the equivalent 
noise temperatures.  
 
4.2 Evaluation of the SPICE Noise Model and Thermodynamic 
Model  
           In most SPICE-like simulators, e.g. SpectreRF, and harmonic balance 
simulators, e.g. Advanced Design System, the nonlinear noise model for bipolar 
transistor is described by two shot noise current generators flowing from the base and 
collector to the emitter and two thermal noise voltage generators at the base and 
emitter, as shown in Figure 4.1(a).  An analytical equation of the minimum noise 
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factor Fmin was derived as follows in terms of the Y-parameters, the series base 
resistance RB and series resistance RE [77].  
                                       ( AY
YkT
qI
F C ++= )Re(1 112
21
min ) ,                                       (4.1) 























⎛ ++= ,                  (4.2) 
where IC and IB are collector and base current, respectively. The optimum generator 
admittance at which Fmin occurs for a given bias point and frequency is given: 
                                                 YG,opt=GG,opt+jBG,opt ,                                               (4.3) 
where  







































G ,         (4.4) 
















YB ,                                       (4.5) 
The noise resistance Rn, which relates to the input-referred noise voltage, is given as 
the following: 










R ++= .                                          (4.6) 
It can be seen that the first term of Rn comes from the collector shot noise 2qIC, and 
the second term comes from the base and emitter resistances. 
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Figure 4.1(b) Schematic of the thermodynamic noise model. 
 
            The other description of transistor is the so-called thermodynamic approach 
[81] [82]. The shot noise generators are the same as those in the SPICE models, 
however, the thermal noise is represented by an input noise current generator SI = 
4kTRe(Y11), which was derived from the fluctuation-dissipation theorem or 
generalized Nyquist expression for two poles near equilibrium, as shown in Figure 
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4.1(b). The thermal noise current generator operates on the whole transistor including 
parasitic base and emitter resistances and directly relates to the small-signal input 
admittance Y-parameters. Consequently, the four noise parameters are calculated 
directly from Y-parameters without extracting parasitic base and emitter resistances, 
thus providing significant time saving for the optimization of noise figure at a 
particular frequency. The minimum noise factor equation for the thermodynamic 
model is [81], [82]  

























+= ,                          (4.7)     
where GG,opt is the real part of the generator admittance (or source conductance) at the 
minimum noise factor: 
















+= .                            (4.8) 
The imaginary part of the generator admittance at the minimum noise figure is equal 
to the conjugate of the imaginary part of the input admittance of the transistor 
                                                   )Im( 11, YB optG −= .                                                  (4.9)   
Equation (4.9) is different from (4.5). This is due to the different formulations of the 
input noise current source and input-referred noise voltage source, which will be 
discussed below. The noise resistance Rn relating to the input-referred noise voltage is 
given by the following 







R Cn = .                                                    (4.10) 
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The second term in the right hand side of equation (4.6) does not exist in equation 
(4.10) because in the thermodynamic model the thermal noise is taken into account 
through an input current source and the input-referred noise voltage is obtained by 
short-circuiting the input and calculating the input voltage which generates the equal 
output noise. Thus, the thermal noise, when described by an input current noise 
source, does not contribute to the input-referred noise voltage, and hence it does not 
contribute to the noise resistance Rn. 
          The four noise parameters based on the SPICE noise model and thermodynamic 
model have been calculated from 2 GHz to 18 GHz at IC=2.584 mA. The IBM SiGe 
HBT device with an emitter size of 0.5 um (emitter width) ×  20 um (emitter length) 
 2 (number of emitter strips) is used for the verification.  ×
  
Figure 4.2 (a) Comparison of modeled and measured NFmin  
versus frequency at Ic=2.584 mA  
(*: measured data; dotted line: thermodynamic model; dashed line: SPICE model.). 




Figure 4.2 (b) Comparison of modeled and measured magnitude of  versus 
frequency at Ic=2.584 mA 
optG ,Γ
(*: measured data; dotted line: thermodynamic model; dashed line: SPICE model.). 
 
 
Figure 4.2(c) Comparison of modeled and measured angle of optG ,Γ  versus frequency 
at Ic=2.584 mA 
(*: measured data; dotted line: thermodynamic model; dashed line: SPICE model.). 




Figure 4.2 (d) Comparison of modeled and measured equivalent noise resistance  
versus frequency at Ic=2.584 mA 
nR
(*: measured data; dotted line: thermodynamic model; dashed line: SPICE model.). 
 
           From Figure 4.2(a), it can be seen that the SPICE noise model and the 
thermodynamic noise model lead to nearly identical minimum noise figure and 
optimum noise matching admittance for the device under test despite of different 
consideration of the thermal noise. The noise resistance, however, differs by the 
amount of base and emitter resistance between the two models. The essential 
differences between the two models are two-fold: on one hand, the thermal noise 
source in the SPICE model is determined by the series resistance, while the thermal 
noise source in the thermodynamic model is determined by the real part of the input 
Y-parameter Y11; on the other hand, the thermal noise in the SPICE model is 
represented by a voltage source in series with input voltage, while the thermal noise in 
the thermodynamic model is represented by a current source in parallel with the input 
current. These differences can be used to explain the agreement and discrepancies. 
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           As we know that any noise network can be replaced by a chain noise 
equivalent circuit, which consists of the original two-port (assumed to be noiseless), 
the correlated input-referred current noise source 2ni , and the correlated input-
referred voltage noise source 2nv . Independent of the physical sources of noises 
inside the device, the four noise parameters can be expressed as a function of 2ni , 
2
nv , and the cross correlation 
*
nniv  [86], [87] 
                                   ( )2min 21 innr CGRCF −++= ,                                           (4.11) 














G ,                                                  (4.12) 





B =, ,                                                           (4.13) 
                                              
fkT
v
R nn ∆= 4
2
,                                                            (4.14) 
where 
                                            
fkT
i
G nn ∆= 4
2
,                                                              (4.15)  




C nnr ∆= 4
Re *
,                                                            (4.16) 




C nni ∆= 4
Im *
.                                                              (4.17) 
By transforming the two noisy two-ports in Figure 4.1(a) and Figure 4.1(b) to their 
chain noisy two-ports, 2ni  is obtained by open circuiting the input and dividing the 
output noise current by |H21|2; 2nv  is obtained by short circuiting the input and 
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dividing the output noise current by |Y21|2 and the cross correlation *nniv  is then 
calculated using the internal noise sources common to both in and vn, which is the 
collector shot noise 2qIC in both models. For SPICE noise model: 






qIi CBn += ,                                                      (4.18) 





RRkTv CEBn ++= ,                                                  (4.19) 





YqIiv Cnn = ,                                                        (4.20) 
and for thermodynamic model: 








qIYkTi CBn ++= ,                                           (4.21) 





v Cn = ,                                                            (4.22) 





YqIiv Cnn = .                                                         (4.23) 
Thus the following relations between the two models can be found. 
1) The cross correlation *nniv  and hence Cr and Ci are the same for both models.  
2) 2ni  is the same for both models except for an extra term 4kTRe(Y11) in the 
thermodynamic model. 
3) 2nv  is the same for both models except for an extra term 4kT(RB+RE) in the 
SPICE model. 
4) The product of 2ni  and 
2
nv , which determines the GnRn product, shares two 
common terms. 
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         Consequently, the difference in Rn, GG,opt and BG,opt between the two models can 
be readily understood from the difference in 2nv  and 
2
ni . The minimum noise 
figure is expected to differ only by the GnRn product, as can be seen from equation 
(4.11). Although Gn and Rn are very different for the two models, their product GnRn, 
which shares two common terms, could be similar. In that case, similar NFmin values 
are obtained using both models despite the difference in YG,opt and Rn. The two models 
give a similar GnRn product, which is responsible for the agreement in NFmin shown in 
Figure 4.2(a).  
 
4.3 Noise in Linear Two-Port Networks  
  When a two-port network is dispersive, the output waveform may differ from 
the input, because of its failure to transmit all spectral components with equal gain (or 
attention) and delay. By careful design of the two-port, or band-limit the bandwidth of 
the input waveform, such distortions can largely be avoided. However, noise 
generated within the two-port can still change the waveform of the output signal. This 
noise can arise from losses in the two-port which may or may not contain any active 
devices. 
  Using the spectral representation of noise sources, noisy two-port network may 
be described by small-signal equations, e.g. the transistor equivalent circuit as shown 
in chapter 2. The circuit theory of linear noisy networks shows that any noisy two-
port can be replaced by its equivalent circuit, which consists of the original two-port 
(now assumed as noiseless) and two additional noise sources. There are many 
equivalent representations for noisy two-ports. Some of these are illustrated in Figure 
4.3. 
 






























Figure 4.3 (c) Equivalent representation with two noise sources  









Figure 4.3 (d) Wave representation of noisy two-port with input  










Figure 4.3 (e) Wave representation of a noisy two-port with 
two input noise sources. 
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         The respective spectral representations of the noisy two-port as indicated in 
Figure 4.3 are tabulated in Table 4.1. The noise parameters corresponding to each 
type of the representations are also presented in the table. In general, the noise sources 
as depicted in Figure 4.3 do not exist in the positions marked in these figures; they are 
merely concentrated equivalent representations of the effect of all the noise currents 
and noise voltages or equivalently all the noise waves inside the two-port network. 
        These primary noise sources are not statistically independent. Generally, the 
noise behavior of a linear noisy two-port network can be characterized by four 
parameters, namely, by two power spectral densities, and the real and imaginary parts 
of the corresponding cross spectral density. The power spectral density is defined as 
the Fourier transform of the well-known auto-correlation function; the cross spectral 
density is defined as the Fourier transform of the cross-correlation function. The 
average power of a noise source )(
2
te  can be calculated by using Parseval’s theorem. 
The average power is assumed to be stationary, i.e. 
                                                 ∫∞=
0
2
)()( dffwte                                                    (4.24) 
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Table 4.1 A collection of some types of equivalent two-port noise representation. 
Equivalent Forms Spectral Representations Noise Parameters 
Admittance 
representation with 
input and output 
current noise 




















































IIe c == φρρ  
Impedance 
representation with 
input and output 
voltage noise 





















































VVe v == φρρ  
Chain 
representation with 
input current and 
voltage noise 








































IVe == φρρ  
S-wave 
representation with 
input and output 
port noise wave 














































BBe BBB == φρρ  
T-wave 
representation with 
input port noise 











































BAe AB == φρρ
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          By the convention in noise analysis [88], the spectral density w(f) is defined in 
terms of positive frequency only. The mean square value )(
2
te  is often expressed by 
(4.25) as a function of the noise frequency bandwidth ∆f 
                                                ffwte n ∆= )()(2                                                      (4.25) 
The bandwidth ∆f used in all noise calculations is the bandwidth of an ideal band-pass 
circuit that has a rectangular response of the same area and peak value as the sources 
[83] and [89]. In Table 4.1, ρc, ρv, ρ, ρb and ρab are the correlation coefficients of the 
respective spectral representations. From Table 4.1, it is noted that any one of the 
noise representations can be transformed into any other forms by means of some 
simple algebraic manipulations. A detailed description of the manipulations can be 
found in [90]. 
         From the earlier discussions, it was noted that the above concept can be 
extended to a more general multiport case. This can easily be done if all the noisy 
networks of the multiport are represented by their respective noiseless equivalent of 
the original subcircuit with noise current sources connected across each port. Thus, by 
applying the Kirchhoff’s current law for the whole network, the admittance 
representation [91]-[93] is thus represented as 
                                       nIYVI += ,                                                       (4.26) 
where Y  is the admittance matrix of the multiport, =V [V1  V2  …  Vn]T is a column 
vector of port voltages, =I [I1 I2 … In]T is a column vector of port currents, and 
=nI [In1 In2 … Inn]T is a column vector of noise current sources. Alternatively, the 
noise wave representation of a linear multiport can also be adopted, and is expressed 
as:  
nBSAB += ,                                                     (4.27) 
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where S  is the scattering matrix of the multiport, A =[A1 A2 … An]T is a column 
vector of the port incoming noise waves, B =[B1 B2 … Bn]T is a column vector of the 
port outgoing noise waves, and =nB [Bn1 Bn2 … Bnn]T is a column vector of the port 
equivalent noise wave sources. 
         Since the noise behavior is characterized by their self-power and cross-power 
spectral densities, hence, by arranging these spectral densities in matrix form, a so-
called correlation matrix is obtained. The various forms of normalized noise 
correlation matrix for the different noise representations are tabulated in Table 4.2. In 
Table 4.2, the overbar denotes statistical average, k is the Boltzmann’s constant, T0 is 
the reference absolute temperature, i.e., 290K, df is the noise bandwidth and finally, 
the plus sign denotes the conjugate transpose. 
 
Table 4.2 Normalized correlation matrices for admittance, impedance, ABCD, S-
wave and T-wave representations. 
Type of Normalized  
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         Generally, the noise correlation matrices are Hermitian matrices because 
Im(c11)=Im(c22)=0; c12=c21*,                                       (4.28) 
where the cij with indices i,j=1,2 is the element of the correlation matrix. This in turn 
implies that the noise properties of noisy linear two-ports can be fully described by 
four real numbers, namely c11, c22, the real term of c12 and the imaginary term of c12. 
In addition, these matrices as illustrated in Table 4.2 are positive semi-definite [87]. 
          After the boundary conditions of the two-port network with arbitrary internal 
topology are imposed in equations (4.26) and (4.27), it is noticed that the resultant 
correlation matrices are N×N in size. These boundary conditions may includes may 
include expression like AB Γ=  with A  and B  being the vectors of incoming and 
outgoing waves at their ports respectively and Γ  is the connection matrix. As an 




−− =−Γ= .                              (4.29) 
Hence, it follows that a correlation matrix of the incident noise waves in all circuit 
ports is expressed as: 
( )+−+−+ ⎟⎠⎞⎜⎝⎛= 11 WBBWAA nn ,                                        (4.30) 
where, for clarity, the double overbar denotes statistical average and the single 
overbar represents a matrix. The middle term on the right-hand side of equation 
(4.30), which is enclosed in the bracket, is the correlation matrix of the noise wave 
sources representing noise generated in all circuit elements. Similar to the noise wave 
approach, the admittance representation has been derived by Niclas [92] [93] and 
Dobrowolski [91]. There also exists a (N×N) inverse, which is reproduced here as 
, when the admittance representation is adopted. 1][ −+− yYY dded
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         At this point of time, it can be realized that there is a necessity to solve (Γ-S)-1 
(see equation 4.30) or , which are both N×N matrix, by using the 
sparse matrix techniques. This is truly not efficient as the computation time will be 
long if N is large. A review of Table 4.1 shows that except for the Scattering (S) or 
Transfer (T) representation, a physical insight into the reflection coefficient, coupling, 
VSWR and other noise associated properties of the network cannot be obtained 
directly from these representations without some conversions. 
1][ −+− yYY dded
         Besides the above, in 1962, Penfield [84] had based on his noise analysis on the 
constraint that the normalization impedance Z0 used was the optimum source 
impedance, and obtained 0* =nnba . However, such an analysis is often not practical 
as the optimum source impedance is one of the four unknowns that one is looking for. 
Implicitly, References [85] and [91] have not imposed such a constraint. Nevertheless, 
no attempt has been made to derive more general expressions for the four noise 
parameters in terms of the equivalent noise temperatures Ta and Tb, since these are the 
parameters that are of most engineering interest and are most convenient to work 
with. 
          The motivation behind this part of the work arises from the need to integrate the 
noise wave representation into efficient algorithms that alleviate the above the 
problems. Without imposing the constraint 0* =nnba , some general expressions for 
the four noise parameters in terms of the equivalent noise temperatures Ta and Tb are 
also presented. The derivation of these general expressions will be explained in detail 
in section 4.4. Based on the Scattering and Transfer representations, two alternative 
methods that can result in faster and more efficient computation of the four noise 
parameters as compared to the conventional methods are proposed in section 4.5. 
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4.4 New Expressions for Noise Parameters 
 The basic concept of noise analysis, which has been discussed earlier, consists 
of replacing the two-port noisy network with a noise-free network and two noise 
sources, see Figure 4.3 (d). The wave representation differs from the impedance or 
admittance representation in that the noise sources are the noise-wave generators An 
and Bn at the input of the two-port network as shown in Figure 4.3(e), or the noise 
wave generators Bn1 and Bn2 at each end of the network as given in Figure 4.3(d). 
These noise wave sources represent the noise generated in the two-port network. The 
noise-wave generators An and Bn at the input of the two-port network, in terms of the 
parameters of the Rothe-Dahlke model [83] are respectively given as: 














0 ,                                              (4.32) 
where Z0 is a normalization impedance. an and bn are introduced so as to account for 
the sign conversion. Thus, if the scattering matrix of the two-port is S, we obtain 

































The equivalent noise temperatures Ta and Tb, and the correlation coefficient 
φρρ eab = , in terms of these noise sources, are respectively defined as  





= ,                                                     (4.34) 
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ba=ρ ,                                               (4.36) 
where k is the Boltzmann’s constant and B is the frequency bandwidth. Using these 
fundamental definitions and the noise parameters equations as found in [93], the four 
noise parameters are thus derived as  
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−+= ,                                       (4.40) 
where T0=290 K is the reference absolute temperature. The equivalent temperatures 
Ta and Tb are adopted mainly because the magnitudes of the self- and cross-power 
spectral densities are too small to be handled by the computer. This small magnitude 
in the self- and cross-power spectral densities can result in large propagation error and 
run-off error. The equivalent noise temperatures Ta and Tb, and the coefficient ρab, 
which are of manageable quantities, can easily be obtained from the correlation 
matrix of the noise sources. This correlation matrix is given as follows: 




















C .                                             (4.41) 
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4.5 The T-wave and S-wave Approaches 
4.5.1 The T-wave Approach 
        From Figure 4.3(e), it can be deduced that the matrix transformation of the wave 
representation is given as  

























where Tij, i,j=1,2 are the transfer scattering parameters of the two port. By extending 
this analysis to circuits containing multiports, it is assumed that each linear noisy 
network may be represented as the interconnection of lossy passive multiports which 
introduce only thermal noise, and noisy active two-ports. Each linear element in the 
circuit may be represented by its noiseless equivalent having the same transfer matrix 
T as the original network. As shown in Figure 4.4, noisy generated in each element is 
represented by its mutually correlated noise wave sources at the input of the network. 
The correlation matrix of an interconnection of two noisy n-ports is a linear 
transformation of their individual correlation matrices. The formula that relates the 
resulting correlation matrix to the correlation matrices of the n-ports according to their 


























TT TCTCC                               (4.44) 
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where M is the total number of two-port networks, the superscript refers to the 
connected n-ports, the plus sign denotes the Hermitian complex conjugate and CT is 
















Figure 4.4 Equivalent circuit of a noisy multiport network with noiseless elements and 
noise wave sources at the input port. 
 
          The correlation matrix of lossy passive multiports can be evaluated from 
equation (4.45) which is expressed as 





















where T is the transfer matrix of the original network, I is the identity matrix of size 
(N/2 x N/2) and the plus sign denotes the Hermitian complex conjugate. The quantity 
in the bracket of equation (4.45) is called the noise distribution matrix because it 
describes how the thermal noise power generated in the multiport is distributed over 
its ports. The correlation matrix of active HBT device is obtained by 
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−+−=ξ                                         (4.52) 
and Tij, i,j=1,2, are the transfer parameters of the HBT device. 
 
4.5.2 The S-wave Approach 
          From [94], we can see Gupta’s multi-connection method can be applied to noise 
analysis as well as in signal analysis. Through this multi-connection method, we can 
partition the multi-port into external and internal ports. Hence, the matrix 
transformation of the wave representation of Figure 4.3(d) can be re-written as 































where ap, bp and ac, bc are vectors of incoming and outgoing waves, respectively, in 
the external and internal ports of the circuit, and Bp and Bc are noise sources at the 
external and internal ports of the circuit, respectively. The connections of pairs of 
internal ports impose on the vectors of incoming and outgoing waves in the form: 
                                                          ccc ab Γ=                                                       (4.54) 
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From equation (4.53) and (4.54), by first eliminating bc, we obtain 
                                         (4.55) ),()()( 11 cccpcpcccpcpcccc BNBNSaSSa +−Γ+−Γ= −−
and, after next eliminating ac, we have in the overall S-parameters as 
cpcpppcccpcpcccpcpcpcccpcppp BNBNBNBNSSaSSSSb +++−Γ+−Γ+= −− )()(])([ 11  
                                                                                                                                (4.56) 
The correlation matrix is evaluated as 
                       [ ]cccccpcppcpcccpcT NSSNNSSC 11 )()( −− −Γ+−Γ=  































,                              (4.57) 
where + sign denotes the Hermitian complex conjugate and * sign is the complex 
conjugate. 
          Similar to the near optimal ordering of the connection sequence proposed by 
Monato and P. Tiberio [95], we call for, at each step, the connection of the two 
components whose resulting multiport has the fewest ports. Equation (4.56) and 
(4.57) are then used repeatedly for combining two components connected together at 
each step of the analysis. The computational efficiency of the method can be 
improved by proper ordering and numbering of the internal ports of the two 
multiports being interconnected. 
 
4.5.3 Calculation of Noise Wave Correlation Matrices of Embedded 
Multiport by Contour-Integral Method and Multi-Connect Method 
       Realistic noise modeling of microwave HBT transistor requires the consideration 
of parasitic elements embedding an intrinsic chip of the device. The embedding 
circuit composed of parasitic stray capacitances, lead resistances, and inductances is 
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typically passive. It produces only thermal noise. Since the mechanism of noise 
generation of the intrinsic device is of a more complicated nature, it is very 
convenient to consider and model it separately. The effects of a parasitic element 








Figure 4.5 Two subnetworks with scattering matrices S and T described by their noise 
wave correlation matrices CS and CT and connected by internal ports. The resultant 
scattering and noise wave correlation matrices are Snet and Cnet.  
 
       Figure 4.5 presents a noisy multiport subnetwork with scattering matrix S 
embedded in a noisy subnetwork with scattering matrix T. It is assumed that noise 
properties of both subnetworks are described by noise wave correlation matrices CS 
and CT, respectively. The noise wave correlation matrix of the resultant network is 
computed by partitioning ports of the embedding subnetwork into two categories: 
external and internal ports. Accordingly, the system of equations 
                                                     b = T a + c                                                         (4.58) 
can be written as 
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where  and are vectors of noise waves, respectively, at the external 
and internal ports of the subnetwork T. 
eee cba ,, iii cba ,,
      The embedded subnetwork is described by the system of equations  
                                                    SSS cSab +=                                                       (4.60) 
which, for HBT device, is the intrinsic part of the equivalent circuit. 
      The connection of internal ports of the embedding subnetwork T with appropriate 
ports of the subnetwork S impose restrictions on the vectors of incoming and outgoing 
noise waves in the forms 
                                                           Si ba =                                                          (4.61) 
                                                           Si ab =                                                          (4.62) 
From (4.60), (4.61), (4.62), and the second equation of (4.59), by first eliminating bi, 
we obtain  
                                           (4.63) iiiSiieieiii cTScSTIaTTSa
11111 ][][][ −−−−− −+−+−=
and, after eliminating ai from the first equation of (4.59) 











][][    
}][{
In (4.64), 
                                                      (4.65) eiiieiSiieiout cScSTITcSTITc +−+−= −− 11 ][][
is a vector of resultant noise waves of the whole network referred to the external 
ports. 
       Using equation (4.65), the resultant noise wave correlation matrix of the network 
can be found as 
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                                                                       (4.66)     ++ ΛΛ+ΛΛ= ]|[]|[ SICSICC TSnet
where CT is the noise wave correlation matrix of network T 
                                                      CT =kT (I + S S+)                                              (4.67)  
where S is the scattering matrix of HBT parasitic passive multiport, which is 
calculated by equation (3.58) of contour-integral method, and Λ is the matrix given as 
                                                      .                                            (4.68) 1][ −−=Λ iiei STIT
The final two-port noise wave correlation matrix can be obtained from three-port 
noise wave correlation matrix by the following transformation: 
                                                                                                          (4.69) += '' KCKC T
where 



























K .                                       (4.70) 
        To take into account the device distributed nature, the HBT device can be 
assumed to be a noisy n-port consisting of a lossy passive network embedding a 
number (m) of noisy two-port devices, specifically HBT intrinsic unit cells. We can 
also assume that each unit cell of the HBT intrinsic equivalent circuit can be described 
by its scattering matrix and its noise correlation matrix. As shown in Figure 4.6, the 
circuit to be analyzed can be treated as the interconnection of a passive noisy 
multiport and m noisy two-ports. The passive noisy multiport generates only thermal 
noise. Using the results in Table 4.1, it is obvious that the circuit in Figure 4.6(a) can 
be represented by its noiseless equivalent with noise wave sources. Figure 4.6(b) 
presents this equivalent. 
      Considering all m unit cells of the circuit, we have a set of linear equations whose 
matrix form is  
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                                                       b = S a + c                                                        (4.71)  
where 


















































































































       The connections between the m unit cells impose constraints on the vectors a and 
b, which can be represented as a matrix equation 
                                                             b = Γ a                                                       (4.74) 
where Γ is the connection matrix. 
      After elimination of the vector b from (4.71) and (4.74), we obtain 
                                                             W a = c                                                      (4.75) 
where  
                                                            W = Γ - S                                                    (4.76) 
is the connection scattering matrix of the analyzed network.  
      Using (4.75) we are able to get a correlation matrix of the incident noise waves at 
all circuit ports. Because  
                                                             a = W-1 c                                                    (4.77)  
it follows that  
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                                     +−−+−+−+ == )()( 1111 WCWWccWaa                                (4.78) 
where the daggers indicates the Hermitian complex conjugate of vectors and matrices. 
In (4.78),  
                                                               += ccC                                                    (4.79) 
is the correlation matrix of the noise wave sources representing noise generated in the 
circuit elements. 
      Because the noise wave sources c(k) of the kth unit cell are uncorrelated with those 
of any other circuit element, the correlation matrix C is a block diagonal matrix of the 
form 
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in which , , ……, are correlation matrices of the noise wave sources of 




























Figure 4.6(a) Noisy circuit decomposed into m noisy active two-ports and a noisy 
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Figure 4.6(b) Noiseless equivalent of the noisy linear circuit  
presented in Figure 4.6(a). 
 






































Figure 4.6(c) Noiseless equivalent of HBT noisy circuit separated into m unit cells 
and the coupling ports in parasitic periphery. 
 
 
4.6 Determination of Equivalent Noise Temperatures           
         To evaluate the noise performance of the HBT device using S-wave and T-wave 
approaches, the equivalent noise temperatures must be known. The noise model 
parameters,  and  can be determined by assigning  to ambient temperature 
290K, and calculating  analytically. The analytical derivation of extracting  is 
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         The noise figure quantitatively describes the performance of a noisy microwave 
device. The noise figure is defined as the ratio of the total available noise power at the 
output of the device to the available noise power at the output due to thermal noise 
from the input termination R , where R  is at the standard temperature 290 K. Let  
represent the available power gain. Let N
AG
int be the noise generated inside the two-port 
referred to the output, and let  represent the noise injected at the input referred to 
the output. The noise figure may be expressed as [96] 
injN
























PG = ,  is the available signal power at the input,  is the 
available noise power due to 
SiP fkTPNi ∆= 0
R  at KTT 2900 ==  in 1 Hz bandwidth,  is the 
available signal power at the output and  is total noise power at the output. In the 
above HBT temperature noise model, the device noise is modeled by the noisy 
resistor. The thermal noise in the frequency band 
SoP
NoP
f∆ , generated by the noisy resistor 
R, which is held at uniform temperature T , is modeled with a parallel current 
generator. This current has the mean-square value 
                                                    
R
fkTi ∆= 420 ,                                                     (4.82) 
         Assume we have an arbitrary linear small-signal equivalent circuit with N 
resistors. Let n’ and n” represent the input and output node numbers, respectively. 
From the circuit nodal analysis, the output voltage generated by the resistor R  can be 
expressed as: 
                                          nnoutnoutout iZZV ⋅−= )( "' ,,                                               (4.83) 
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where Z is the impedance matrix of the circuit. According to Nyquist’s theorem, the 
thermal noise generated by this resistor can be represented by a current generator . 
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Figure 4.7(b) Noise model equivalent circuit of HBT device with nodal number with 
the external source and load admittances. 
 
Thus the mean-square value of the output noise voltage is obtained as 







"' ,                                     (4.84) 
where  is the resistor noise temperature. nT
Therefore the total output noise power delivered to the load by all N resistors 
is 
intN LY











,,int "')Re(2 .                              (4.85) 




                                  ( ) ( SLSinoutinj YYfTZN ReRe2 2, ∆= ),                                     (4.86) 
where  and  are the source admittance and temperature, respectively. SY ST
        The noise figure of the circuit, F, is obtained by combining (4.81), (4.85) and 
(4.86) 





















+= .                                         (4.87) 
By solving the (4.87), the noise temperature of any resistor is 

























≠= .                    (4.88) 
This expression enables the direct analytical calculation of an associated noise 
temperature [97]-[99]. 
          To apply the above principle, the circuit topology and the number of noise 
resistors must be specified. Now we apply (4.88) to the HBT temperature noise model 
as shown in Figure 4.7(b). Figure 4.7(b) shows the HBT temperature noise model, 
together with the external source and load admittances. Setting an collector noise 
temperature  to the output conductance  while keeping all other resistances at the 




          The value of  can be extracted from the noise figure  by the use of (4.88). 
Referring to the node number given in Figure 4.7(b) 
cT F









Φ⋅−⋅⋅⋅−= ,                              (4.89) 
























where the inverse admittance elements of matrix Z are given by 
b
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         As noted in Figure 4.8,  is significantly higher than the ambient temperature 
value and is obtained to be a function of collector current. 
cT


























Figure 4.8 Extracted collector noise temperature  versus collector current  cT
for the GaAs HBT device at Vcb=1V. 
 
 
4.7 Experiments, Results and Discussions           
        Based on the discussions above and the equivalent noise temperature extracted 
from the HBT small-signal equivalent circuit, the S-wave approach has been applied 
to predict the noise behavior of GaAs HBT at IC=2.37 mA. A MATLAB program for 
the noise calculation by wave approach is written to demonstrate the feasibility of the 
proposed method. The noise performance of the GaAs HBT device is measured for 
verification purpose. The simulated results using both the SPICE noise model and the 
wave approach are compared with measured results as shown in Figures 4.9-4.12. 
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        The selected HBT transistor has a multi-finger 2×20×2 configuration and hc=2.5 
µm, hb=2.59 µm and he=2.82 µm. As shown in Figure 3.9 (b), to take into account the 
distributed nature of the HBT device, the multi-finger HBT device is divided into 
m=10 unit cells with each unit cell has a finger 1×2×4 µm2. For each HBT unit cell, 
the contour-integral analysis has been applied and the scattering matrix parameters for 
each HBT unit cell parasitic subnetwork are calculated using equations (3.42)-(3.46). 
In the contour-integral calculation, the width of each coupling port Wi is 0.4 µm along 
the device strips. The equation (3.46) is applied to calculate the impedance matrix for 
the parasitic passive multiport. The intrinsic device is connected to the strip periphery 
as the equivalent circuit parameters are determined by the field distribution along the 
periphery. The impedance matrix of HBT intrinsic device is calculated by the well-
known chain matrix formulation. The intrinsic element values are calculated by the 
analysis method discussed in Chapter 2. The overall scattering matrix of the HBT 
device is obtained by merging the two matrices together using equation (3.53). The 
final two-port scattering matrix is computed by the transformation in equation (3.57). 
      The results of the four noise parameters, both measured and simulated by wave 
approach and the SPICE model, are depicted in Figures 4.9-4.12. As noted from 
Figure 4.9 to Figure 4.12, the results calculated by the wave approach agree better 
with the measured results, compared with calculated results by the SPICE model, 
especially as the frequency is progressively increased. The SPICE model agrees with 
the measured results reasonably at lower frequency range and deviates at higher 
frequencies. This is expected as the HBT equivalent circuit is approximated by simple 
lumped elements in the SPICE model while the contour-integral method takes into 
account the distributed nature of the parasitic strips. Therefore, the S-parameters 
calculated by contour-integral method are more accurate than those obtained from the 
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SPICE model. In terms of the computational effort, the SPICE model has advantage 
over the wave approach as the SPICE model does not require the calculation of the 
inverse of large matrix. From the earlier discussions on the wave approach, it can be 
seen that an easy manipulation would result if the number of input ports of all the 
connected ports is equal to the number of output ports. However, if the number of 
input is smaller than the number of output ports or when there are more input ports 
than output ports, an extended matrix transformation has to be used. Such an analysis 
would prevent it from being used as a generalized technique for noise analysis. The S-
wave approach, on the other hand, does not have such a problem and can easily be 
implemented by the existing CAD tools. 
      In addition to the above considerations, the S-wave approach is noticed to be more 
prone to rounding-off errors as there is a need for matrix conversions from impedance 
parameters to the scattering parameters. This existing problem would be aggravated if 
the internal topologies are complex and long. For this work, the computation time 
between the conventional admittance representation, which is adopted in commercial 
software, and the S-wave approach is not compared. Moreover, the computation time 
is dependent on the complexity of the internal topology of the two-port network. 
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Measured Data  
SPICE Model    
 
Figure 4.9 Comparison of different approaches to the prediction of NFmin  
versus frequency at Ic=2.37 mA. 
 























Measured Data  
SPICE Model    
 
Figure 4.10 Comparison of different approaches to the prediction of the magnitude of 
 versus frequency at Ic=2.37 mA. optG ,Γ
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Figure 4.11 Comparison of different approaches to the prediction of the phase of 
 versus frequency at Ic=2.37 mA. optG ,Γ
 















Measured Data  
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Figure 4.12 Comparison of different approaches to the prediction of the Rn versus 
frequency at Ic=2.37 mA. 
 
 





Chapter  5      
Large-Signal HBT Models and Modification of 
VBIC Avalanche Model 
 
5.1 Introduction  
Having discussed the small-signal model and parameter extraction, this chapter 
is devoted to the analysis of HBT large signal models. The BJT/HBT large signal 
model is probably the first nonlinear transistor model following the invention of the 
first point-contact bipolar transistor. In 1954, Ebers and Moll proposed a large signal 
model (EM) for the bipolar transistor. This model is still the background of today’s 
bipolar transistor models [100]. It describes the fundamentals of the DC behavior of 
the bipolar transistor. However, low and high current effects, as well as parasitic 
resistors and dynamic behavior are not yet covered in this model. Based on the EM 
model, an alternative, yet mathematically identical formulated, Gummel-Poon model, 
has been introduced [101]. The EM model covers all essential effects, which are then 
included in the Gummel-Poon model, published in 1970. The important advantage of 
modeling the bipolar transistor with Gummel-Poon model is the clear and 
standardized descriptions of many effects by introducing the “integral charge control 
relation” [102]. Therefore, over the years, the Gummel-Poon model has become a 
standard for the modeling of bipolar transistors.  
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For modern transistors with the continuous trend to smaller geometries, second 
order effects become more and more important. Due to the higher integration and the 
necessity to improve the design yield, the need for more precise simulation results and 
thus to better models has intensified. Many companies have therefore developed in-
house models, and in some cases publish them in public domain. Such a model is the 
Philips MEXTRAM (Most EXquisite TRAnsistor Model) model. It was developed in 
1986 by de Graaff, Klostermann and Jansen [103].  
       Later, in 1995, a US industry consortium has proposed a new bipolar model, 
called VBIC95 (Vertical Bipolar Inter-Company). Its goal was to become an accepted 
standard for today’s bipolar transistors [104]. Besides an improved model, which 
includes the parasitic PNP transistor of integrated NPN transistors, the VBIC 95 is 
aimed to be as much as possible similar to the standard GP model. Today, it has 
changed its name to VBIC. 
       HICUM (HIgh CUrrent Model) model development started around the 1980’s 
with the derivation of the first set of the equations for an improved one-dimensional 
model [105] [106]. The name HICUM was derived from high-current model, 
indicating that HICUM initially was developed with special emphasis on modeling 
the operating region at high current densities which is important for certain high-
speed applications. In contrast to the Gummel-Poon model, HICUM is based on an 
extended and “generalized integral charge control relation” [107] [108].  
       Due to the structural similarities of homojunction bipolar transistors and SiGe 
heterojunction bipolar transistors, the model used for the design of the HBT circuit is 
the same as those for the silicon homojunction bipolar transistors. In this chapter, the 
BJT/HBT large signal models are discussed and encapsulated. Simulation results 
using the GP model and the VBIC model are also compared. Following this, a 
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modified avalanche breakdown model is proposed, which can be used to simulate the 
breakdown behavior well up to high current densities.  
 
5.2 Gummel-Poon Model  
        Classical theory of drift transistors gives for the forward components of the 
transfer current, which equals the collector current IC in the DC case. However, the 
equations as well as the corresponding relations for the charges are based on several 
simplifying assumptions, such as the one-dimensional transistor structure. However, 
in view of today’s advanced transistors, the most critical ones are highlighted as 
follows: 
(a) The solutions are restricted only to the neutral base region. Especially, the 
asymptotic case of very high injection is of no practical interest;  
(b) The drift field in the neutral base is calculated purely from an ideal 
exponential doping profile, neglecting the influence of bandgap variations due 
to the high doping; and  
(c) The equations are derived only for the quasi-static case. 
          Furthermore, the range of medium and high current densities, which is of 
practical interest, especially for high-speed applications, cannot be described by 
asymptotic solutions of basic device physics equations of classical transistor theory in 
continuous form as it is required for compact models. This disadvantage is avoided by 
the “integral charge control relation” which was developed by Gummel and is given 
by the following generalized relations. The transfer current reads as 
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,                             (5.1) 
with the saturation current IS. Qp is the total hole charge of the one-dimensional 
transistor, with its zero-bias value Qp0, and reads in normalized form 


















Q +++= .                        (5.2) 
In this expression 










are the charges stored in the base-emitter (BE) and base-collector (BC) junction and  








is the minority charges stored in the total transistor. The junction capacitances Cje and 
Cjc as well as the forward bias transit time τf can be determined experimentally via 
small-signal S-parameter measurements. Using adequate analytical relations for these 
small-signal quantities, the charges can be calculated as a function of bias, e.g., the 
junction capacitances are described in most compact models by a more or less 
expensive modification of the classical formula in order to avoid the pole at the 
diffusion voltage.  
                                                                                                                                                                        




Figure 5.1 Equivalent circuit of the Gummel-Poon model. 
 
  Figure 5.1 depicts the equivalent schematic of the Gummel-Poon large signal 
model. In contrast to the EM model, Gummel-Poon model has nearly identical 
equivalent schematic and a representation of many important second-order effects 
present in actual devices. The two most important effects are those of low current and 
high-level injection. The low-current effects result from additional base current due to 
the recombination that degrades the current gain. The effects of high-level injection 
also reduce current gain. The effects of high-level injection also reduce  the current 
gain and in addition cause an increase in τf  and τR. In the Gummel-Poon model, an 
essential detail considered for the calculation of the DC as well as the AC 
performance is the majority carrier base charge normalized to its value without bias: 




Qq = ,                                                   (5.5) 
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where qB can also be calculated as 






⎛+= ,                                       (5.6) 
with  












1)(11 ,                  (5.7) 
covering the Early effect (Base width modulation) and  






















q ,                     (5.8) 
covering the Webster effect (high current behavior). In practice, the following 
simplifications are applied to all common implementations of the GP model. Equation 
(5.6) is approximated by  
                                                     )411(
2 2
1 qqqB ++≈ ,                                        (5.9) 
and charge q1 is approximated by 


















111 .                              (5.10) 
        In the Gummel-Poon model, a current independent value τf0 for the transit time is 
assumed, i.e., Tff iQ 0τ=  in equation (5.2). As a consequence, equation (5.1) gives a 
simple quadratic equation (5.9) for iT, which can be solved directly and is numerically 
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efficient by introducing the “knee current” 00 fpKF QI τ=  as a model parameter. The 
strong increase of τf due to high-current effects was taken into account only for 
dynamic operation by using the so-called Kirk-factor [109] which describes the 
current dependence of wB in the high current range.  
          The best-known variant of the Gummel-Poon model is the SPICE Gummel-
Poon model (SGPM) that is available in the widely used circuit simulator SPICE. Due 
to a lot of simplifications, the SGPM is no more based on the integral charge control 
relation, i.e., the relation between the DC transfer current and the AC quantities Cje, τf, 








Q in equation (5.2) are now 








v  in equation (5.10). This may be 
often justified for the base-collector term, if the vbe range is not too large, giving a 
nearly constant forward Early voltage VAF. But for a normal transistor operation, a 
fairly constant value for the reverse Early voltage VAR can not be found. As a 
consequence, large errors in the transfer characteristic and the transconductance are 
observed already at low current densities. This problem can be circumvented by 








v  in equation (5.1) and VAR is set to infinite. Further 
weaknesses are the rough approximations for the junction capacitances at forward 
bias as well as for τF used in AC and transient analysis. NQS effects are taken into 
account only for the transfer current at low current densities, but not for the minority 
charge.  
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    In microwave and high-speed circuits, transistor operation at medium and high 
current densities is often required. At low current densities, the cutoff frequency fT is 
determined by the junction capacitances and increases with current density. Since the 
junction capacitance can be extracted accurately as can be seen from Chapter 2, 
usually the agreement between the measured data and the SGP modeled data is 
usually good for low current densities while it deviates when the current densities 
become progressively higher, see Figure 5.2. Additionally, both the cutoff frequency 
and the current gain usually take their maximum values at medium current densities. 
A further increase in the current densities leads to a decrease in the cutoff frequency 
and the current gain which is the strongest above a certain critical current density, as 





























Figure 5.2  (cutoff frequency)  ft vs. IC simulated by Gummel-Poon model. 
 
    Because the Gummel-Poon model does not take into account the avalanche 
effect, it is not able to simulate the breakdown behavior, as can be seen from Figure 
                                                                                                                                                                        
Chapter 5                                                                                                                                     133
 
 
5.3. In addition to the lack of breakdown model, SGP also has the shortcoming of 
poor modeling of the so-called “knee-region”. For the modern HBTs, when a device 
with a lightly doped collector region is operated at high injection level in the collector 
region, the DC current gain falls sharply from its maximum value, as the unity gain 
frequency ft. Such an operating regime is generally referred to as quasi-saturation. 
Quasi-saturation is defined as the region where the internal base-collector 
metallurgical junction is forward biased, while the external base-collector terminal 
remains reverse biased. In this mode of operation, minority carriers are injected into 
the epitaxial region, widening the electrical base of the device and thus reducing the 
current gain and storing the excess charges in the epitaxial region. In Figure 5.3, a plot 
of IC versus VCE for various fixed base currents is shown. At a low level of base input 
current, the model fits the measured results reasonably, which is mainly determined 
by the parasitic collector resistance. As the base current increases, the simulation 
results begins to deviate from the measurement results, indicating the onset of the 
base push-out effect.  
  As discussed earlier, despite of the computational efficiency of Gummel-Poon 
model, another shortcoming is that self-heating effect is not included in the model. 
This drawback severely limits the usage and simulation accuracy for high power HBT 
device, such as the GaAs HBT for power amplifier amplifications. As shown in 
Figure 5.4, the device self-heating effect causes the change in base-emitter junction at 
high power dissipation, which in turn leads to the decrease of the base current through 
a thermal feedback loop. 
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Figure 5.3 Ic vs. VCE simulated by Gummel-Poon model. 
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5.3 Vertical Bipolar Inter-Company Model 
5.3.1 VBIC Equivalent Network         
        The VBIC model includes an intrinsic transistor (NPN/PNP) based on the 
Gummel-Poon model, and a parasitic substrate transistor (PNP/NPN) modeled with a 
partial Gummel-Poon model which takes into account the high level injection. Figure 
5.5 shows the VBIC model equivalent circuit with the excess phase and self-heating 
subcircuits. 
          
 
 
Figure 5.5 Equivalent circuit of VBIC model with excess phase  
and self-heating subcircuits. 
 
         The forward transport current ICC takes into account the forward high injection, 
the reverse high injection and the Early effect into consideration [110] [111].  





⎛ −= .                     (5.11) 
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The normalized base charge qb in equation (5.11) is modeled using depletion and 
diffusion charge components, and not with the approximate linearized depletion 
charges used in the GP model, so  
                                                          
b
b q
qqq 21 += ,                                                (5.12) 









q ++= 11 ,                                           (5.13) 









q +=2 ,                                             (5.14) 
where the B-E and B-C depletion charges are  
                                                   ),,( EEbeijje MPVqq = , 
                                                   ),,( CCbcijjc MPVqq = . 
Here, VEF and VER are forward and reverse Early voltages, IKF and IKR are forward and 
reverse knee currents, and PE, PC and ME, MC are the built-in potentials and grading 
coefficients of the B-E and B-C junctions. Equation (5.13) is different from Gummel-
Poon model in equation (5.10). Here, qje and qjc are the normalized charges of the 
space charge capacitors Cje and Cjc. This implies that the space charge capacitors have 
to be modeled before the Early voltages are extracted. 
        The base current Ib is divided into the base-emitter current Ibe and the base-
collector current Ibc. The total base-emitter current is partitioned into Ibei and Ibex to 
model the distributed nature of the base. The base-collector current includes the ideal 
and non-ideal components and also a weak avalanche current component, Igc [112] 
[113]. The intrinsic collector current Iepi is modeled with the enhanced Kull’s quasi-
saturation model [114] with the elements of the intrinsic collector resistance RCI and 
epitaxial change QC0.  
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5.3.2 Modeling the SiGe HBT Using VBIC Model 
  As a first step, the junction capacitances are measured with a calibrated network 
analyzer for the highest measurement accuracy. Accurate capacitance measurements 
are extremely difficult at high frequencies. Therefore the capacitance values are 
derived directly from the S-parameters measured at the collector and emitter of the 
device, with a CW frequency signal applied to the base. The frequency used is 500 
MHz to eliminate the effects of the test set roll-off at low frequencies, and low enough 
to eliminate bonding inductance and other parasitic inductance considerations. The 
depletion capacitances is extracted using the “cold-modeling” technique discussed in 
Chapter 2 with the following expressions 
                                                ω
)( 21YimagC jc
−= ,                                        (5.15) 
                                                ω
)( 2111 YYimagC je
+= .                                 (5.16) 
From the Cje(Vbe) data, Cje, PE and ME are extracted while Cjc, PC and MC were 
determined from the Cjc(Vbc) data using the nonlinear optimization [115] as shown in 
Figure 5.6 and Figure 5.7. Strictly speaking, the B-C capacitance up to low forward 
bias of VBC generally consists of a bias dependent capacitance and a bias independent 
isolation capacitance CCOX. Since it is quite difficult to separate these two 
components, CCOX is included in the optimization. 
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VBIC model      
 
Figure 5.6 B-C junction capacitance Cjc vs. biasing voltage VBC. 
 













VBIC model      
 
Figure 5.7 B-E junction capacitance Cje vs. biasing voltage VBE. 
 
    Next the forward and reverse Gummel measurements are taken. The base-
emitter voltage was varied from 0.3 to 1 V. The reverse junction voltage used is 0 V 
to avoid the generation of avalanche/tunneling currents and self-heating. From the 
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forward Gummel data (in the linear part of the InIC against VBE curve), estimates for IS 
and NF are made while NR is determined from the slope of InIE against VBC curve of 
the reverse Gummel plot. The base-emitter ideal IBEI/NEI and non-ideal IBEN/NEN 
portions in the InIB against VBE curve of the forward Gummel plot, respectively, as 
shown in Figure 5.8. Similarly, the base-collector ideal IBCI/NCI and nonideal IBCN/NCN 
parameters were extracted from InIB against VBC curve of the reverse Gummel plot. 












VBIC model      
 
Figure 5.8 Forward Gummel plot. 
 
 
     The knee currents are the high injection currents at which the current gain β 
starts to decrease from its peak value. From the forward β against VBE or IC, as shown 
in Figure 5.9, and reverse β against IE curves, estimates can be made for IKF and IKR, 
respectively.  
                                                                                                                                                                        




Figure 5.9 Forward current gain IC/IB. 
 
 
           The parasitic PNP transistor parameters are determined from the substrate 
current in the reverse Gummel plot because the base-collector junction is forward 
biased and the parasitic resistor is conducting. Sine the SiGe HBT device used in this 
work does not have a substrate terminal, a PN diode is used to model the parasitic 
substrate effect associated with the extrinsic base instead of a PNP transistor. This 
technique gives rise to a reasonable estimate when direct measurements are not 
possible for extracting the parameters. 
         The output DC IV characteristics of the SiGe HBT are measured under either 
forced voltage (VBE = constant) or a forced current (IB = constant) condition. Early 
voltage measured at using forced VBE at a high injection level is expected to degrade 
rapidly due to the self-heating effect as IC increases dramatically even with a small 
increase in VCB. 
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         Physically the Early voltage accounts for the amount of base-width modulation 
due to the change in the collector-base reverse voltage. Forward Early voltage VEF  
and reverse Early voltage VER are obtained using the following equations: 













Q ,                       (5.17) 













Q .                      (5.18)   
Here the superscripts f and r denote forward and reverse modes respectively and g0 is 
the output conductance which is determined from the forward and reverse output 
characteristics at fixed low bias VBE and VBC. This Early model was developed under 
the low injection condition. As the Early voltage approximation in the Gummel-Poon 
model is known to have inaccuracies in Early effect modeling, junction depletion 
charge is used in the VBIC model. In equations (5.17) and (5.18), Qj is the junction 
charge and Cj is the junction capacitance which is calculated from the S-parameter 
measurement discussed above.  
           The output characteristics of a transistor normally exhibit the quasi-saturation 
and/or a high injection effects which are used to extract the epi-layer parameters. The 
output characteristics were measured at seven different base currents and epi-layer 
parameters (Vo, RCI, HRCF and GAMMA) were extracted by optimization in quasi-
saturation region. The modeling of the current in the intrinsic collector region is based 
on the analysis of [114]. Since Kull’s quasi-saturation model can predict the negative 
g0 at a high value of VBE, the original formula has been modified to be as follows 




























0 ,                (5.19) 
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K γ , 
where Vrci = Vbci - Vbcx. In Kull’s queai-saturation model, this is coupled with a 
velocity saturation model ( )sate vφµµµ ∇+= 00 1  where vsat is the electron saturation 
speed. This modified the denominator above to become RCI(1+|Vrci|/VO) where 
VO=wepivsat/µ0. This velocity model is undesirable because it causes discontinuities in 
the high order derivatives and because it gives a negative g0. By using an alternative 
model ( )[ ] 2/120 0/1 sate vφµ
µµ
∇+
= , and by using Iepi0RCI instead of Vrci, both of the 
abovementioned problems are overcome. Furthermore, VO is empirically changed to 
Vrci through the high RC parameter HRCF to account for the increase in the collector 
current with increases of Vrci at a high Vbci. The final model for the current in RCI is 





























































I ,                       (5.20) 
where a smooth approximation to |Vrci| is used to avoid numerical problems and 
preserve high order continuity. Figure 5.10 shows a fit of VBIC to forward output 
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data that includes significant quasi-saturation effects. Figure 5.11 shows VBIC 
correctly predicts g0 over a wide range. 
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Figure 5.10 Forward output data with quasi-saturation effects. 
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Figure 5.11 Output conductance affected by quasi-saturation. 
 
 
            The next step is the inclusion of the finite base, collector and emitter resistance 
in the VBIC model. As discussed in Chapter 2, the emitter resistance can be 
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determined by stimulating the base with a current in strong saturation and measuring 
the collector-emitter voltage. The collector current is kept small and the applied base 
current is swept to high value. The inverse of the gradient in the characteristics 
together with the thermal resistance can then be used to obtain the emitter resistance. 
The measurement of the collector resistance is similar to the emitter resistance. Here, 
current is applied to the base and collector, and the collector-emitter voltage is 
measured. The distributed nature of the base resistance makes it difficult be modeled. 
Nonlinear effect of the base resistance with the base current has been incorporated in 
the Gummel-Poon model in a rather simple manner. In the VBIC model, the base 
resistance of the intrinsic and parasitic transistors is bias dependent and the resistances 
are modulated by the normalized base charges. To extract the inner base resistance, 
the input impedance-circle method is used. Extrapolating these measurements to high 
frequencies where the transistor capacitances essentially act as short, the input 
impedance of the transistor is then basically the emitter resistance plus the base 
resistance. Since the base resistance, and also the parameter WBE which determines the 
split of the base-emitter modeling, are fine-tuned by optimization after the extraction 
of the transit time parameters, this approximation is a good initial value for the later 
optimization. However, as there are some uncertainties in extracting resistances from 
only the DC data or AC data, extracted resistances are refined by the simultaneous 
optimization of the DC and AC data in this work. 
           In a bipolar transistor, avalanche currents are generated in the base-collector 
depletion region when the transistor is operated in the forward model nearly at the 
breakdown voltage. In the VBIC model, the weak avalanche is modeled with the 
collector depletion capacitance parameters PC and ME for predicting the avalanche 
current Igc and is given by [112] [113] 
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               ,              (5.21) ])(2exp[)(1)( 1−−−⋅−−= EMbciCbciCbcccgc VPAVCVPAVCIII
where Icc-Ibc is the collector current without avalanche, Vbci is the internal base-
collector voltage, and AVC1 and AVC2 are the model parameters. The weak avalanche 
breakdown parameters are extracted from the decrease in the base current at a high 
value of the collector voltage, as shown in Figure 5.13. In this measurement, the base-
emitter voltage is kept constant and VCB is increased until the base current has 
significantly decreased due to avalanche. To avoid high current effects and internal 
heating the base-emitter voltage is set to a low value of 0.6 V. The difference between 
IB at low and at high VCB is the generated avalanche current. The avalanche 
parameters AVC1 and AVC2 are extracted using the least-square fit. The parameters 
PC and ME in equation (5.21) are obtained from the base-collector depletion 
capacitance measurement. However, the VBIC avalanche model is limited to predict 
the breakdown behavior in a low current density. A modified VBIC avalanche model 
is proposed in the next section, which extends the original VBIC model up to high 





Figure 5.12 Measurement setup to characterize HBT’s avalanche multiplication. 
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Figure 5.13 Decrease of base current due to avalanche. 
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Figure 5.14 Measured and modeled forward output characteristics with avalanche 
multiplication and self-heating effects. 
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Figure 5.15 Measured and modeled VBE change due to self-heating effect, with the 
thermal resistance extracted by the method discussed in chapter 2. 
 
     The final parameters are the transit parameters. Transit time τF is commonly 
determined from the cutoff frequency fT measurements. The cutoff frequency was 
determined using S-parameter measurements in the common-emitter configuration by 
extrapolating |h21|. The modeling equation for the remaining parameters is the 
following 















F .        (5.22) 
As can be seen from the above equation that except for QTF, we can also apply the 
known Gummel-Poon extraction methods also to the VBIC model. Some procedures 
split the modeling into two steps. Firstly, using VBC=0, the above equation is 
simplified and the parameters TF, XTF and ITF are extracted; secondly, with a 
varying VCE, the last parameter VTF is calculated. However, it must be assured that 
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the transistor is biased outside the quasi-saturation region. For small values of the 
forward transport current, equation (5.22) simplifies to  
)1( 1qQTFTFTFF ⋅+⋅= .                                        (5.23) 
This allows to model TF and QTF. However, the effects are difficult to separate. 
Therefore, we might start with QTF=0, and obtain its final value from fine-tuning 
optimization.  
        The S-parameter measurements were carried out using a HP 8510C vector 
network analyzer at room temperature. The parasitic components associated with the 
resistance, inductance and capacitance of the probes, pads and interconnects were 
carefully de-embedded [116] [117]. The input and output RF connections from the 
transistor fixture were made through SMA connectors. Regulated DC power supplies 
HP 4142 were connected though a bias-T network for biasing the transistor. As a 
small increase in VBE can cause a large base-emitter current swing, precautions should 
be taken to avoid the damage to the transistor. After all the connections was made, 
VBE was set to 0.75 V and VCE was then slowly increased. This would help protect the 
transistor base-emitter junction by limiting current flow. fT  was measured at two VCE 
values as a function of the collector current. The forward transit parameters were 
obtained from the intercept of the 1/2πfT against 1/IC curve. The voltage- and current-
dependent parameters (VTF and ITF) of the transit time were further estimated by 
optimization as discussed above. 
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Figure 5.16 ft (cutoff frequency) vs. IC simulated by VBIC model.  
 
            The above developed extraction procedure is successfully applied to extract 
the SiGe HBT from IBM. The device under test has an emitter dimension of 
 . The extraction method maximally decoupled the interaction of 
model parameters. Figure 5.17 shows the extraction flow chart and Table 5.1 lists the 
VBIC model parameters for the studied SiGe HBT device. 
2205.0 ×× 2mµ
 
                                                                                                                                                                        






























Figure 5.17 VBIC model parameter extraction flow chart. 
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TABLE 5.1 Extracted VBIC model parameters of  
the SiGe HBT at room temperature 
Model Parameter Value Model Parameter Value 
IS (aA) 43.2 RE (Ohm) 0.5 
NF 1 RCI (Ohm) 60.12 
NR 1 LB (pH) 21.37 
IBEI (aA) 26.9 LE (pH) 5.28 
NEI 1 LC (pH) 25.55 
IBEN (pA) 1.493 AVC1 0.1083 
NEN 2.5 AVC2 23.85 
IBCI (aA) 2.748 RTH (C/W) 330 
NCI 1 CJE (fF) 304.3 
IBCN (fA) 42.07 PE 0.894 
NCN 2 ME 0.31 
IKF (mA) 93.76 CJC (fF) 85.04 
IKR (mA) 14.39 PC 0.584 
VEF (V) 28.5 MC 0.167 
VER (V) 1.248 TF (pS) 2.483 
RBX (Ohm) 0.413 XTF 1.928 
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5.4 Characterization and Modeling of Avalanche Multiplication 
in SiGe HBT by Improved VBIC Avalanche Model 
          In the SiGe HBT device, the peak cutoff frequency fT, breakdown voltage 
BVCEO and Early voltage VA, are three parameters that are closely linked. There is a 
reciprocal relationship between fT and both BVCEO and VA. From a transistor design 
perspective, the base and emitter profile are assumed constant and the fT may be 
increased either by increasing the collector doping concentration or making the 
collector shorter (e.g., by decreasing the collector epi-layer thickness). Both methods 
delay the onset of the Kirk effect. Increasing the collector doping decreases the Early 
voltage because of the increased base-width modulation; it also increases impact 
ionization, which lowers BVCEO. The reduction in collector epi-layer thickness also 
increases the impact ionization due to the higher field from the same voltage 
supported over a shorter distance. This tradeoff between fT and BVCEO is referred to as 
the “Johnson Limit” [118] [119]. In power amplifier applications, device breakdown 
voltage is one of the critical specifications. Therefore, the avalanche multiplication in 
both III-V HBTs [120] [121] and SiGe HBTs [122] [123] has received intensive 
research worldwide. Chen et al. [124] analyzed the breakdown mechanism of 
GaAs/AlGaAs HBT devices using a simple punch-through breakdown model. Niu et 
al. [122] [125] measured the avalanche multiplication factor in SiGe HBT’s by a 
technique which could separate the avalanche multiplication and Early effect 
contributions to the increase of collector current with collector-base bias. This allows 
safe measurements at practical current densities. It was found that a lower 
multiplication factor in SiGe HBT’s resulted in high VCB due to the population of high 
energy holes at the base side of the collector-base space charge region where the Ge 
content peaks. This can be confirmed by a 2-D energy balance simulation. It is 
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concluded that the avalanche multiplication factor changes with current density in 
modern SiGe HBTs. However, present compact models for circuit simulation have 
not reflected those new findings in modern bandgap-engineering of SiGe HBTs.  
          As discussed in Section 5.2, in the standard SPICE Gummel-Pool model (SGP), 
there is no avalanche breakdown model included to account for avalanche breakdown. 
In the more advanced bipolar models such as VBIC and MEXTRAM, the avalanche 
model is based on the well-known Chynoweth’s empirical law and local electric field 
derivation. In HICUM model, the avalanche model is derived similar to that of 
MEXTARM on the basis that breakdown is caused by the maximum local electric 
field, but more is dependent on the device geometric parameter [126]. One basic 
common assumption for all the above is that the weak avalanche, i.e. the generated 
avalanche current should be much smaller than that of the collector current density. 
This assumption may not hold for highly doped base HBT when the generated 
avalanche current density is high. 
         In this section, based on various device electrical characteristics that are 
categorized into three groups, a modified VBIC avalanche multiplication model is 
proposed. By simply replacing one constant avalanche model parameter with a 
linearly dependent one, the new avalanche model predicts the breakdown behavior 
from weak avalanche well up to very high current densities. 
 
5.4.1 Classification of Avalanche Multiplication Behavior 
        From the DC characteristics of the SiGe HBT device, three groups of avalanche 
breakdown characterization is noted (Figure 5.18):  
(A) Nearly constant breakdown voltage BVCEO with the increase of the collector 
current, as shown in Figure 5.18(a); 
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(B) BVCEO increases with the increase of the collect current density, as shown in 
Figure 5.18(b); and 
(C) BVCEO decreases with the increase of the collect current density, as shown in 
Figure 5.18(c). 
















VBIC model      
 
(a) Constant breakdown voltage BVCEO with collector current density increase 
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(b) BVCEO increases with collector current density 
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(c) BVCEO decreases with collector current density. 
Figure 5.18 Three kinds of avalanche breakdown behavior in HBT device. 
 
           In Figure 5.18, the collector current density is normalized to the emitter area, 
AE. The device presented in Figure 5.18(b) has a highly doped collector with SIC, 
while the device in Figure 5.18(c) has a lightly doped collector. It is of interest to note 
that the collector current density JC and the ratio of avalanche current to collector 
current, Avc, for the above three groups have the following observations: 
(i) Group A, see Figure 5.18(a), has the lowest current density Jc (<0.15mA/µm2) and 
Avc1 (<0.2); 
(ii) Group C, see Figure 5.18(c), has the highest Jc (>2.5mA/µm2) and Avc1  (>0.5);  
(iii) Group B, see Figure 5.18(b), has JC around 1mA/µm2, which Avc1 lies between 
Group A and C. 
          It can be seen from Figure 5.18 that the VBIC model fits well only for Group A 
device, which is the basic assumption for the weak avalanche breakdown model. In 
close inspection, BVCEO of group B increases when the collector current increases 
while that of Group C shows the reverse trend. It is well-known that the BC junction 
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avalanche multiplication has strong dependence in the collector current density. In the 
presence of high-level injection, the BC junction space-charge modulation and the 
Ohmic voltage drop in bulk collector are two dominant factors for reducing the 
junction field. 
          In modern advanced high-speed SiGe heterojunction bipolar transistor 
technologies, base push-out at high current density can be avoided by using a higher 
collector doping concentration since the Kirk “knee” current densities is proportional 
to the collector doping. While epitaxial technology should in theory allow an arbitrary 
definition of the collector profile, conventional ion-implant collectors have been 
preferred in order to confine the collector implant to the intrinsic device region and 
minimize base-collector capacitance. Selectively collector implantation (SIC) is used 
to locally increase the collector doping (pedestal-collector bipolar transistor) for 
preventing base push-out for the high current operation.  
        In the situation of high collector current densities, the collector current can 
decrease the maximum electric field due to space-charge modulation, since the 
compensation of charges in the BC space charge region (SCR) by free carriers 
reduces the effective doping and electric field, thus decreasing the avalanche 
multiplication factor at a high current density level.  
        Besides space-charge modulation, a voltage drop in the epi-layer and internal 
transistor heating may also result in a lowering of the avalanche current. In the case of 
generation current, the maximum electric field may reside at the base-collector 
junction or at the buried layer, the avalanche current is only a function of the electrical 
field at the internal base-collector junction. Therefore, the validity of VBIC avalanche 
model is restricted to the low current densities. For high current densities, current 
spreading in the collector region changes the electric-field distribution and decreases 
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the maximum electric field. The DC IV characteristics of Group B in Figure 5.18(b) 
clearly illustrate the increase of BVCEO while increasing the collector current densities.  
         For the high voltage SiGe HBT without SIC, shown in Figure 5.18(c), the 
collector is lightly doped to achieve a high BVCEO, avalanche multiplication factor 
dramatically decreases at lower collector doping due to its smaller BC junction field. 
The fact that there is no avalanche multiplication at low VCB in the lightly doped 
collector device strongly suggests that the kinetic energy of electrons never reaches 
the threshold for avalanche multiplication, despite the large total potential drop. 
Consequently, in addition to the sufficiently high collector voltage drop, the 
occurrence of impact ionization requires the peak field to exceed a certain critical 
value, below which the kinetic energy of the electrons is always lost before reaching 
the threshold to create an electron-hole pair, Figure 5.18(c). Consequently, the strong 
field also needs to expand in the BC-SCR for a certain distance so that “lucky” 
electrons can gain enough energy to create an electron-hole pair. Both Monte-Carlo 
and hydrodynamic modeling of the multiplication predict a “dead space” closed to the 
base where, despite the large electric field, no impact ionization takes place.   
          The breakdown behavior of high current densities also involves much more 
effects such as self-heating or temperature dependence and dead space effect [127]. 
Some works [128] investigated the details of dead space effect using numerical 
simulation. However, in compact modeling for circuit simulation, a closed-form 
formula is desired. In [122], the avalanche model is derived with the assumptions that 
collector current does not affect the electric field distribution in the depletion layer 
and the avalanche behavior of high current is due to the temperature dependence of 
avalanche parameter. Therefore, one more avalanche model parameter is necessary. 
This can be extracted by the thermal resistance measurement. In addition, as noted in 
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[122], avalanche multiplication factor changes with current density in modern SiGe 
HBTs. It is concluded that there is a need for model, which is as a function of current 
density, to accurately predict distortions in circuit simulation. Currently there is no 
model in any commercial EDA tool which can predict these characteristics as a 
whole. 
 
5.4.2 Avalanche Modeling Enhancement 
          Based on the above analysis in the above, the proposed model modification 
may proceed from the VBIC model, keeping the resultant model as simple and 
consistent as that of VBIC model as possible. As can be seen from the equivalent 
circuit, VBIC includes a weak avalanche current source for the base-collector junction 
Igc to account for the onset of avalanche current. It is essentially based on the 
MEXTRAM avalanche model and derived from the well-known Chynoweth’s 
empirical law as well as on the assumption that the breakdown behavior is caused by 
the local maximum electric field. In contrast to the original MEXTRAM avalanche 
model, the effect of base-collector current on avalanche current is more explicitly 
included in the VBIC avalanche model:   
                          [ ]121 )(exp)()( −−−⋅−−= MCbciCVCbciCVCbcccgc VPAVPAIII ,                                                   
where are constant avalanche model parameters,  and  are the built-in 
potential and grading coefficient of the base-collector space charge capacitance, 
respectively.  is the internal nodal voltage across base-collector junction.  is 
an empirical parameter of value related to the ratio of avalanche current to collector 
current source while  is an parameter reflecting the maximum electric field in the 
base-collector depletion for the charge capacitance. In the VBIC model, is further 
considered temperature linear dependent through temperature mapping:  
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                       ( )[ ]TnomTempTTnomATempA AVCVCVC −⋅+⋅= 1)()( 22 .                             (5.24) 
The overall behavior of DC IV is very sensitive to avalanche parameters (AVC1 and 
AVC2). Therefore they should be extracted by the data-fitting procedure from DC 
characterization. For safe operation, the base-emitter voltage should be kept constant 
and low enough. At the same time, the base-collector voltage is increased slowly until 
the base current has significantly decreased due to avalanche effect. Following this, 
the base-emitter voltage or base current can be varied. 
         From Figure 5.18, the discrepancies of VBIC avalanche model to the measured 
results can be seen. The agreement leaves much to be desired, especially in the high 
collect current region. This is due to the fact that in the cause of generation current, 
the maximum electric-field may reside at the base-collector junction or at the buried 
layer, the avalanche current is only a function of the electrical field at the internal 
base-collector junction. Therefore, the validity of this model is restricted to the low 
current densities. For high current densities, current spreading in the collector region 
changes the electric-field distribution and decreases the maximum electric field. The 
generation of avalanche current is very sensitive to the maximum electric field. At 
higher current densities, the base push-out occurs. Self-heating effect also could be 
pronounced. In view of all these, it is difficult to make accurate and simple model for 
the high collector current. As discussed in the previous section, above avalanche 
modeling in VBIC can only fit well in Group A which is having a lower collector 
current density or weak avalanche, i.e., the avalanche current is much smaller than the 
collector current source. However, with small modification to the existing VBIC 
model, both Group B and C can be better modeled. From a data-fitting process, it can 
be realized that different values of AVC1 or AVC2 is varied, different curves in Figure 
5.18(b) and Figure 5.18(c) can be fitted well. Further by analyzing the resulting 
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parameter values for the dependence of bias current density, the VBIC constant 
avalanche model parameter is a linear function of the bias current density: 
                                         ,                                        (5.25) )(3'22 bcccVCVCVC IIAAA −−=
where AVC3  is a new model parameter and AVC2’ is the same parameter as that in the 
original avalanche model but its value is different in the modified avalanche model. In 
practice, , the collector current source, is the main portion of the collector current 
and is much larger than  due to the high current gain in SiGe HBTs. Therefore, the 
parameter can be extracted by the following method: 
ccI
bcI
• Set AVC3 = 0, the model degenerates to the original VBIC form.  
• Extracting AVC2 using the least square method to fit the lowest and highest 
current curve characterization.  
• Put the resulting values into above equation, the new model parameters AVC2’ 
and AVC3 can be solved. 
            If parameter AVC1 is modified to a current dependent one, similar results can be 
obtained. Similar to the modified parameter in Eq. (5.25), the AVC1 can be re-written as 
a linear function of the bias current density: 
                                                                                 (5.26) )(4
'
11 bcccVCVCVC IIAAA −−=
where AVC4  is a new model parameter and AVC1’ is the same parameter as that in the 
original avalanche model but its value is different in the modified avalanche model. 
            However, to maintain the physical meaning of compact model, extending 
parameter AVC2 is preferred. The results are presented in Figures 5.19 and 5.20. To 
verify the modified avalanche model, the modified VBIC avalanche model has been 
implemented in commercial IC-CAP software package and compared with standard 
VBIC avalanche model and measured data. Parameter extraction and simulation are 
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implemented using IC-CAP Parameter Extraction Language and the build-in 
optimizer.  
          Figures 5.19 and 5.20 show simulation results of modeling enhancement for 
device group B and C. Solid lines are the measurement data and the dashed lines are 
simulation results with modified VBIC avalanche models. Figure 5.19(a) and Figure 
5.20(a) are simulated results with enhancement for parameter AVC1 for Group B and 
Group C devices, respectively. Figure 5.19(b) and Figure 5.20(b) are the better 
enhancement by implementing parameter AVC2 into the current dependent one for 
group B and group C devices, respectively. 
         For Group B device with current density around 1mA/µm2, the simulation 
results with the original VBIC avalanche model in Figure 5.18(b) are compared with 
the modified avalanche VBIC model simulation in Figure 5.19. It can be seen that  
better agreement simulation results for high current density simulation results can be 
obtained. For the Group C device with even higher current density, the better 
agreement still can be seen, especially in the high current density region of Figure 
5.20. However, because of much higher current density, compared with Group A and 
Group B devices with weak and medium high current densities, respectively, the 
fitting improvement is not so good as Group B. This might be due to the fact that at 
very high current density several other effects, such as device self-heating and dead 
space effect, become pronounced, which further complicate the avalanche generation. 
The more complex avalanche generation mechanism at very high collector current 
density may make the assumption, i.e., the avalanche model parameter is linearly 
proportional to the increase of collector current density, become invalid.  
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Figure 5.19 Comparison with measured data with modified VBIC avalanche model 
for device B with SIC. 
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Figure 5.20 Comparison with measured data with modified VBIC avalanche model 
for device C without SIC. 
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          In the original VBIC model, both weak avalanche model parameters Avc1 and 
Avc2 in the VBIC model are constant. In this section, an empirical enhancement for 
VBIC avalanche multiplication model has been developed, parameter Avc1 is replaced 
by linear current dependent function and parameter Avc2 is replaced by current linear 
dependent function. By simply replacing a constant avalanche model parameter with 
linear current dependent parameter, the new model can predict all the observed 
avalanche behaviors accurately. It extends the validity of the original model from the 
low current density region or weak avalanche into the high current density region that 
is more interesting in today's HBT power applications. One of the advantages of this 
enhancement is its simplicity which requires no extra measurement compared with the 
other approaches [129]. The simplicity of this modification makes it is readily 
implemented into the commercial modeling tools and the newly added model 
parameter can be easily extracted.   
                                                                                                                                                                        





Chapter  6       
Analysis and Design of Active Slot Antenna with 
EBG Feed 
 
6.1 Introduction  
        This chapter addresses the issue of antenna analysis and design. The planar 
antenna is typically integrated with the active microwave circuit to form the active 
integrated antenna. Among various types of planar antennas, the CPW slot antenna is 
most favorable because it can be easily integrated with active devices without vias. 
However, the use of the planar antenna has been limited by its narrow bandwidth. In 
this chapter, a technique based on the electromagnetic bandgap (EBG) structure is 
proposed to increase the impedance bandwidth. Both simulation and measurement 
results demonstrate that this technique can effectively enhance the impedance 
bandwidth without degrading the antenna radiation pattern. 
        On the basis of various approaches to model and extract the HBT model 
parameters discussed from Chapters 2-5, a HBT power amplifier has also been 
designed and integrated with an EBG-fed slot antenna. The fabricated active 
integrated antenna has been measured and verified with the analysis provided. The 
measured results show the validity of the approaches employed throughout this thesis. 
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6.2 Review of Previous Works on Electromagnetic/Photonic 
Bandgap 
        One- and two-dimensional periodic structures for electromagnetic wave have 
been studied since the early days of microwave radar and have been developed over 
the years [130]. Recently, there is a new terminology called electromagnetic/photonic 
bandgap (EBG/PBG), which is originated from optics [131] have been applied in the 
microwave region. The application includes the suppression of surface waves, the 
construction of Perfect Magnetic Conducting (PMC) planes and antenna gain 
enhancement [132]-[134].  
       Electromagnetic bandgap structures are artificial electromagnetic crystals having 
a spatially periodic constant with a lattice parameter comparable to the wavelength of 
the electromagnetic wave. When suitably designed, an electromagnetic bandgap 
structure is capable of suppressing the propagation of electromagnetic wave along 
certain directions over a band of frequencies. The first experimental demonstration of 
a three-dimensional photonic bandgap was by Yablonovitch et al. [135]. Since that 
tim,e several other photonic bandgap structures, especially those compatible with 
coplanar waveguide configuration, have been investigated [136] [137], and 
applications, such as high-impedance ground plane structures for antenna have been 
demonstrated [136].  
       A conductor-backed coplanar waveguide (CBCPW) can support, besides the 
dominant CPW mode, two other parasitic modes, namely the parallel plate mode and 
the microstrip mode, respectively. These parasitic modes, when excited, coupled 
power from the dominant coplanar waveguide mode to a leaky mode. When 
compared to a conventional coplanar waveguide, the loss of power through leakage is 
responsible for the higher transmission loss in a CBCPW. 
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         Yang, et al., proposed a nonleaky conductor backed coplanar waveguide [138]. 
In this transmission line the top ground plane on either side of the center strip 
conductor are replaced by two-dimensional photonic-bandgap lattice. The lattice 
consists of a periodic array of square metal pads with recess and interconnected by 
narrow lines. Over a predetermined frequency band, the photonic-bandgap lattice 
behaves as a perfect magnetic conductor (PMC), and has a band-stop-type 
characteristic. 
        The unit cell is modeled along the x-direction as a transmission line of length 
equal to the substrate thickness h [139]. The propagation constant on this line is 
denoted as β. Furthermore to take into account the presence of a lower ground plane, 
the line is terminated at the bottom by a perfect electric conductor (PEC). In the 
lattice, the gaps between adjacent pads and the interconnecting lines between the pads 
give rise to a capacitance C and an inductance L. Hence, the transmission line is 
terminated at the top by a parallel equivalent circuit consisting of a capacitor C and an 







Figure 6.1 Equivalent circuit model for the unit cell. 
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         Based on this model, the surface of a photonic-bandgap lattice is assigned a 
sheet impedance that is equal to the impedance of the parallel equivalent circuit, and 
is expressed as  




−= .                                                           (6.1) 
This equation suggests that the surface impedance is very high at the resonant 
frequency ω0 given by 
                                                
LC
1
0 =ω .                                                              (6.2) 
Consequently at ω0 the surface behaves as a perfect magnetic conductor (PMC). This 
type of impedance characteristic makes the photonic-bandgap structure reject a 
predetermined band of frequencies. Over this high-impedance surface or ground 
plane, the tangential electric and magnetic fields have an antinode and a node, 
respectively. Furthermore, from equation (6.1), the surface impedance below and 
above ω0 is inductive and capacitive, respectively.  
         The perfect magnetic conductor (PMC) behavior of the photonic bandgap 
structure can be verified by illuminating the surface with a uniform plane wave and 
observing the phase of the reflected wave [139]. When the frequency of the incident 
wave is far below and above ω0, the surface according to equation (6.1) has either an 
inductive or capacitive impedance. Consequently, the phase of the reflected wave 
from this surface, depending on frequency being greater than or less than ω0, is either 
π or –π. At ω0 the surface has a very high impedance, and therefore the phase of the 
reflected wave is zero. The phase falls within +π/2 and –π/2 when the magnitude of 
the surface impedance exceeds the impedance of free space. 
        The first investigation of microstrip patch antenna with an EBG structure was 
reported by Vaughan et al. [140]. In his work, 2D EBG structure with square lattice, 
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periodically distributed conical holes, was utilized as substrate for a microstrip 
antenna. It is found that the ripples in the radiation pattern can be effectively removed 
by using this structure. Following this find, several similar microstrip antenna with 
EBG substrates of circular holes were proposed to improve the radiation pattern by 
suppressing surface waves [141] [142].  
        A new version of 2D EBG structure for microstrip antenna by Qian et al. [143], 
in which, a patch antenna is surrounded by a periodic 2D pattern consists of a square 
lattice of small metal pad with grounding vias in the center. 1.6 dB higher gain and 3 
times bandwidth improvement also have been obtained by this structure. 
      All the aforementioned microstrip patch antennas have EBG structure in their 
substrate. This EBG structure requires drilling of a periodic pattern through the 
substrate. This process is not compatible with monolithic circuit technology. 
Therefore, in [144], Radisic et al. demonstrated experimentally that an EBG structure 
in the ground plane could be used to replace the EBG structure in the substrate. This 
structure is fabricated by partial etching of the ground plane. The measurement results 
suggest that this structure performs better than the conventional EBG substrate 
structure. Horii and Tatsumi [145] constructed a microstrip patch antenna with this 
EBG structure in the ground plane and it is found that this structure has not only 
improved the radiation patterns, it suppresses higher harmonics effectively with the 
proper choice of lattice structure and the ratio of lattice period and hole size. 
 
6.3 EBG Lattice Design Considerations 
         From the transmission line theory, the propagation constant and phase velocity 
of a lossless transmission line are given, respectively, as  
                                                       LCωβ = ,                                                       (6.3) 




                                                      
LC
v p 1= ,                                                      (6.4) 
where L and C are the inductance and capacitance per unit length along the 
transmission line. Thus, slow-wave propagation can be accomplished by effectively 
increasing the L and C values. One way to do this is by introducing periodic variations 
along the direction of propagation, such as drilling holes in the substrate or by etching 
patterns in the microstrip ground plane [146]. Because the fields in a microstrip line 
are concentrated in the electric substrate region, these periodic variations strongly 
perturb the nature of the microstrip field distributions. In contrast, the fields in CPW 
are localized in the two slots, so that perforation of the two ground planes will have 
little effect on CPW guided-wave propagation. Therefore, in order to increase the 
effective capacitance and inductance along the CPW line, several periodic structures 

















Figure 6.2 (a) Unit cell of PBG structure A. (b) Corresponding equivalent circuit. 
 





















Figure 6.3 (a) Unit cell of PBG structure B. (b) Corresponding equivalent circuit. 
 
 























Figure 6.4 (a) Unit cell of PBG structure C. (b) Corresponding equivalent circuit. 
 
        In each of above schemes, the width of the CPW center conductor is narrowed, 
enhancing the inductance per unit length. To increase the capacitance to ground, the 
two ground planes of the CPW line are brought closer in proximity to the center 
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conductor. This can be accomplished by branching out the two ground planes, as in 
Figure 6.2 (a), by branching out the center conductor, as in Figure 6.3 (a), or by 
combining the two effects, as in Figure 6.4 (a).  
         These unit cells offer several advantages. First, the overall footprints of the 
periodic structures remain the same when compared to a standard 50-Ω CPW 
transmission line. Although performing the edges of the two ground planes can 
potentially enhance the capacitive and inductive effects, doing so reduces the 
transmission line’s compatibility with active devices and increases the overall 
footprint of the periodic structure. Second, the completely uniplanar geometries of the 
structures eliminate any uncertainty in positioning the signal line in reference to the 
ground plane. This differs from some microstrip periodic structures, where the 
insertion loss and return loss vary depending upon where the top conductor is placed 
in reference to the periodically etched ground plane [147]. Finally, the above 
structures offer very simple fabrication that can be implemented on one side of 
dielectric substrate using standard etching techniques. No additional procedures in the 
form of ion-implanting or cross-tie overlays are required, and the smallest dimensions 
of the unit cells are still large enough, such that no photoreduction or 
photolithographic processes are required. 
         Full-wave analysis is required for accurate analysis of each unit cell, since the 
inductive and capacitive values of any periodic structure are not entirely independent 
owing to coupling effects [148]. Figure 6.2 (b), Figure 6.3 (b) and Figure 6.4(b) 
corresponds to equivalent models, respectively. In the corresponding equivalent 
circuit models, each narrow conducting line in the unit cell can be modeled as an 
inductance while any pair of parallel conducting edges is represented by some 
capacitance value. 
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        The required unit cell length for cutoff frequency fc can be estimated [149] as 




i ε2= ,           i=x or y                                   (6.5) 
where c is the speed of the light, Li is the given period and εeff is the effective 
permittivity of  substrates. In reality, εeff increases along the frequency and will 
depend on the number of unit cells in the periodic structures. That is, an ideal periodic 
structure, infinite in extent, will experience a higher effective dielectric constant than 
for periodic structures with a finite number of cells owing to the coupling interaction 
between cells. The effective dielectric constant can be calculated [150]-[152] from 
two-port S-parameters as follows: 















SSe lγ ,                                         (6.6) 
where  

















SSSK ,                                    (6.7) 
then, from propagation constant βαγ j+= , 



















eff ϖε .                                       (6.8) 
       Although the full-wave analysis offers the accuracy of the simulation, a common 
disadvantage of this approach ⎯ as with all numerical methods ⎯ is that it does not 
provide any clear analytic review of the effect of geometrical dimensions of the EBG 
structure. Using simple electrostatic and conformal mapping approximation, the 
following intends to provide a design guide that links the geometrical dimensions with 
the response of the EBG structure. 
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        Let us focus on two commonly used EBG unit cells which are illustrated in 
Figure 6.5(a) and Figure 6.5(b). The corresponding lossless equivalent circuits are 
also superimposed in Figure 6.5(a) and Figure 6.5(b). From the transmission-line 
theory, the propagation constant and phase velocity of a lossless transmission line are 
given, respectively, as LCω=β and LCv p 1= , where L and C are the inductance 
and capacitance per unit length along the transmission line. Thus, further slow-wave 
propagation can be accomplished by effectively changing the C and L values along 


































































































































Figure 6.5 Typical EBG unit cell for microstrip (a) and coplanar (b) structures, and  
their corresponding lossless equivalent circuits (c) separation of equivalent circuit of  
for the derivation of equivalent capacitance. 
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        The unit cell S-parameters of the equivalent circuit shown in Figure 6.5(a) and 
(b) are expressed as follows: 
( evenodd2211 2
1SS Γ+Γ== ) ,     (6.9) 
    ( oddeven2112 2
1SS Γ−Γ== ) ,      (6.10) 
where 
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(6.11) 
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Hence, the effective permittivity can easily be obtained as 








































where is the total horizontal length of the unit EBG cell and the operator Imag(.) 
implies taking the imaginary term enclosed in the bracket. The characteristic 










−+= .     (6.14) 
Hence, the effective per unit length inductance and per unit length capacitance are 









imagL l ,     (6.15) 










imagC l ,      (6.16) 
where is the speed of light.  The capacitance for the microstrip EBG unit cell is 
approximated by 
oc 1C
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where h is the height of the substrate, s is the separation distance between the fingers, 
and the ratio of the elliptic functions is given approximately as  
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.    (6.23) 
Similarly, referring to Figure 6.5, for the coplanar EBG unit cell, the corresponding 
capacitance can be approximated by  
                            ,                                (6.24) )//()( ''1 doaodedoaeao CCCCCCC +−+−=
                                                  deae CCC +=2 ,                                                     (6.25) 
where 
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Cao ε= ,                                             (6.27) 
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                                                                  03 =t , 
                                                                  14 =t . 















   (6.32) 
where is the effective permittivity of the ii,effε th transmission line, is the length of 
the i
il
th transmission line and is the characteristic impedance of the ioiZ
th transmission 
line. A typical result of the computed effective permittivity is shown in Figure 6.6. As 
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shown in the figure, by cascading more EBG unit cells, the effective permittivity 
becomes fatter and lower in value. In addition, the variation of the effective 
permittivity within the frequency bands of interest for the cascaded EBG unit cells 
becomes less sharp. This in turn can greatly help to improve the matching of the 
antennas at the multi-band frequencies. 






















one unit cell   
two unit cells  
three unit cells
 
Figure 6.6 Calculated effective permittivity of periodic structure shown  
in Figure 6.5 (b).  
 
        Several EBG structures have been designed based on the above discussion. The 
cutoff frequency is determined to be 3.8 GHz, from equation (6.5), the unit length is 
found to be about 12 mm. Figure 6.7 shows the geometric dimensions and substrate 
parameters of EBG structure B.  













Figure 6.7 Geometric dimensions of designed EBG structure B (units in millimeters, 
substrate thickness h=1.6 mm; 4.4=rε ).  
 






























Figure 6.8 Simulated response of unit cell in Figure 6.3 (a) 
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one unit cell   
two unit cells  
three unit cells
 
Figure 6.9 Simulated response of one unit cell, two unit cells  
and three unit cells in Figure 6.3(a). 
 
         It can be seen from Figure 6.9 as the number of unit cell increases, the S11 has a 
shaper attenuation at cutoff frequency. This can be explained by m-derived filter 
theory [153]. For the T-network, the propagation constant is given as 
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where  and  are the m-derived components as '1Z
'
2Z
                                                       ,                                                   (6.34a) LmjZ ω='1
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which results in the circuit in Figure 6.10. 
 





















Figure 6.10 m-derived filter sections. (a) Low-pass T-section. (b) High-pass T-section. 
 
For the low-pass m-derived filter,  



















−= ,                                          (6.35) 
where LCc 2=ω . Then, 

















−=+ .                                        (6.36) 
If we restrict 0<m<1, then these results show that eγ is real and | eγ| > 1 for ω > ωc. 
Thus the stopband begins at ω = ωc. However, when ∞= ωω , where 




=∞ ωω ,                                                      (6.37) 
the denominators vanish and eγ becomes infinite, implying infinite attention. 
Physically, this pole in the attention characteristic is caused by the resonance of the 
series LC resonator in the shunt arm of the T; this is easily verified by showing that 
the resonance frequency of this LC resonator is ∞ω . Equation (6.37) indicates that 
cωω >∞ , so infinite attention occurs after the cutoff frequency, ωc. The position of 
the pole at ∞ω  can be controlled with the value of m. 
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6.4 Design of Multi-band Antenna with EBG Feed 
        From the transmission line model [154] [155] the input impedance of the 
microstrip antenna can be written as  
                                           feed
slot
antenna jXY
Z += 1                                                 (6.38) 
where Xfeed is determined by the feedline.  
        From the discussions in the previous section, it can be seen that the EBG lattice 
offers more flexibility to design the transmission line. The inductance and capacitance 
values of EBG can be adjusted by varying the dimensions of EBG lattice geometries, 
thus can effectively cancel the reactive part of the antenna impedance. If the spacing 
between CPW center conductor and ground is maintained, the optimization variables 
can be further reduced. 
        Two basic but different types of multi-band antennas have been adopted for this 
study. These include the tri-band coplanar EBG slot antenna and the tri-band 
microstrip dipole antenna. They are selected mainly because of its simplicity and ease 
in implementing multi-band frequency operations. The selection of these antennas is 
to show that the use of EBG feeding network is not limited to any particular 
technologies. 
         To verify the above analysis, a triple-band rectangular-ring slot antenna with 
PBG feed has been designed, fabricated and tested. For the comparison purpose, a 
reference antenna has also been fabricated and tested [156]. The slot antenna consists 
of three concentric rectangular-ring slots and is printed on a substrate of thickness h 
and relative permittivity rε . The conventional CPW and EBG lattice feedlines are 
designed to have 50 Ω characteristic impedance in order to match the measurement 
system. The CPW’s signal strip has a width of Wc and the gap spacing between the 
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signal strip and the coplanar ground is Sc. The CPW feedline also has a tuning stub of 
length t, at a distance d away from the conducting strip in the center of the slot  
antenna. The distance d is fixed to be 0.3 mm for both EBG-fed antenna and reference 
antenna. The resonance frequencies of the reference antenna approximately 
correspond to the perimeters of the slot, being about 0.83 λs – 0.92 λs. It is also noted 
that the wavelength in the slot, λs, is determined to be about 0.78 free-space 
wavelength by considering the presence of different dielectric substrate on the two 
sides of the slot. For the EBG-fed slot antenna, the PBG feedline is designed with a 
cutoff frequency of 3.8 GHz and with three cascaded unit cells. The geometric 
parameters of the EBG feedline are given in Figure 6.7. For the convenience of 
comparison, all the geometric parameters, except feedline, are the same for EBG-fed 
antenna and reference antenna. The layouts and photos of EBG antenna and reference 
antenna are shown in Figures 6.11 and 6.12, respectively. Table 6.1 gives the 
geometric parameters for two antennas. 
 





































Figure 6.11 Geometric dimensions of multi-band slot antenna (a) slot antenna with 
conventional CPW feed (b) slot antenna with EBG feed. 
 




                                (a)                                                               (b) 
Figure 6.12 Fabricated slot antenna (a) slot antenna with conventional CPW feed  
(b) slot antenna with EBG feed. 
 
 
Table 6.1 Geometric parameters for reference antenna and EBG-fed antenna. 
 
L W L1 W1 P1 L2 W2 P2 L3
65 mm 50 mm 35 mm 20 mm 0.88 λs 30 mm 15 mm 0.88 λs  24.5mm
W3 P3 S1 S2 S3 t D Wc Sc
10 mm 0.92 λs 2 mm 2 mm 2 mm 8.8mm 0.3mm 6.4mm 0.5 mm 
 
       Similarly, the basic structure of a typical tri-band microstrip dipole antenna with 
conventional feed-line is illustrated in Figure 6.13(a) whereas the tri-band microstrip 
dipole antenna with EBG feed is given in Figure 6.13(b). The physical dimensions of 
the microstrip dipole antennas are also listed in Figures 6.13(a) and (b).  Both the 
conventional-fed and EBG-fed tri-band microstrip dipole antennas are designed 
respectively at resonant frequencies of 0.9GHz, 1.8GHz and 2.4GHz. In order to 
reduce the antenna coupling between the different elements, the microstrip dipole 
antenna corresponding to a resonant frequency of 0.9GHz is separated as far away 
from the dipole antenna corresponding to a resonant frequency of 1.8GHz. Based on a 
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detailed parametric variation, the optimum separation distances between the 
microstrip dipole antennas and the feed line are also given in Figure 6.13(a) and (b). 
In order to re-use the same fixture, the length Lf is purposely maintained the same as 
the conventional feed line even though it is noted that there is a reduction in the 
physical length for EBG-fed tri-band antenna. To improve the matching at 0.9GHz, 
the corresponding EBG dipole antenna is tapered towards the feed-end. Both the 
microstrip dipole and coplanar slot antennas are fabricated on FR4 dielectric materials 



















































































Figure 6.13 The tri-band microstrip dipole antenna. (a) conventional-fed dipole 
antenna. (b) EBG-fed microstrip dipole antenna. 
 
       Using equations (6.9)-(6.44) and Method of Moments, the four antennas are 
designed and fabricated. Figure 6.14 (a) shows the simulated return loss for reference 
antenna and EBG-fed slot antenna. As can be seen, the EBG feedline effectively 
increase the impedance bandwidth for all the resonance frequencies. The EBG-fed 
slot antenna experience slightly higher resonance frequency compared with the 
reference antenna. This can be attributed to the increase of the effective permittivity 
along the frequency, as shown in Figure 6.6. Hence the resonance frequency is shifted 
up. In addition, the measurement results of both antennas show higher resonance 
frequency and wider bandwidth compared to the corresponding simulation results. 
This may be due to the additional inductive effect introduced by the antenna feeding 
SMA connectors. 
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Table 6.2 Performance Comparison for reference antenna and PBG-fed antenna. 
 
 CPW-fed antenna PBG-fed antenna 
f1 1.86 GHz 1.88GHz 
BW1 7 % 10 % 
Gain1 4.1 dBi 4.3 dBi 
f2 2.4GHz 2.45GHz 
BW2 8 % 16 % 
Gain2 4.6 dBi 4.6 dBi 
f3 3.25 GHz 3.5 GHz 
BW3 8.3 % 20.8 % 




Figure 6.14 (a) Simulated return loss for the PBG-fed slot antenna  
and reference antenna. 
 




Figure 6.14 (b) Simulated and measured return loss for PBG-fed slot antenna. 
 
 
Figure 6.14 (c) Simulated and measured return loss for reference antenna. 




Figure 6.14 (d) Measured return loss for PBG-fed slot antenna and reference antenna. 
 
 
Figure 6.15 Measured return loss comparison between the conventional-fed and the 
EBG-fed tri-band microstrip antennas.  
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      As evident from Figures 6.14(a) to (d), the EBG feed-line concept effectively 
increases the impedance bandwidth for all the measured resonance frequencies.  As 
noted from Figure 6.14(d), the bandwidths for all the resonance frequencies increase 
from 7% to 10% at 1.88 GHz; from 8% to 16% at 2.45 GHz and from 8.3% to 20.8% 
at 3.5 GHz, respectively. Similarly, for Figure 6.15, the impedance bandwidths for all 
the available resonance frequencies increase from 0.334% to 1.08% at 0.9GHz, from 
1.1% to 1.43% at 1.8GHz, and from 2.17% to 3% at 2.4GHz.  
       Table 6.2 shows the antenna performance comparison of the conventional-fed and 
the EBG-fed coplanar slot antennas. As noted from the table, the measured gains at all 
the available bands for both types of antennas remain relatively the same. With the 
EBG/PBG integration, it can be concluded that there is a mark improvement in the 
impedance bandwidth for all the bands for both the microstrip and coplanar 
technologies. In fact, the EBG feed-line concept is seen to be most appropriate for 
coplanar technologies as the improvement of the bandwidth is much larger. 
       Figures 6.16 to 6.18 show the measured E-plane and H-plane co-polarization and 
cross-polarization radiation patterns of the conventional-fed and EBG-fed coplanar 
slot antenna at 1.9GHz, 2.4GHz and 3.3GHz. Figures 6.19(a) and (b) show the 
measured E-plane and H-plane co-polarization radiation patterns of both the 
conventional-fed and EBG-fed tri-band microstrip antennas at 1.8GHz and 2.4GHz. 
Due to the upward shift of the resonant frequencies, the antenna with EBG feed is 
electrically larger. The slight improvement in the PBG-fed antenna gain might be due 
to the increased antenna size or due to the suppression of higher-order harmonics by 
the EBG structure. As noted from all the figures, there is no significant change in the 
radiation patterns for both technologies.  
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      In conclusion, a novel concept of using EBG feed-line for antenna has been 
proposed to enhance the impedance bandwidth. Two novel types of antennas, namely 
a tri-band microstrip EBG-fed antenna and the coplanar slot EBG-fed antenna, have 
been designed and fabricated. As noted from the experimentation, the use of the EBG 
matching concept can indeed help to improve the impedance bandwidth for all the 
multi-band frequencies and with no significant degradation in the radiation patterns 
and antenna gain. 
 




Figure 6.16 E-plane and H-plane at 1.9GHz 
 




Figure 6.17 E-plane and H-plane at 2.4 GHz 
 




Figure 6.18 E-plane and H-plane at 3.3 GHz 
(a) 
 




Figure 6.19 Comparison of the measured E-plane and H-plane co-polarization 
radiation patterns between the EBG-fed and conventional-fed antennas. (a) Radiation 
patterns measured at 1.8GHz. (b) Radiation patterns measured at 2.4GHz. 
 
 
        
 
6.5 Design and Verification of Active Slot Antenna with EBG 
Feed 
6.5.1 Model Verification 
       By applying the procedure for the extraction of the nonlinear model parameters 
already discussed, DC current model for several on-wafer transistors with different 
emitter length and width is extracted. Due to the good power performance, the GaAs 
HBT device has been selected to integrate with slot antenna. Figure 6.20 shows the 
photo of one of the GaAs HBT devices under the study. The DUT has a dimension of 
emitter width of 2 µm and length of 20 µm. 




Figure 6.20 Photograph for the GaAs HBT device under test. 
 
        Figure 6.21 shows the measured and simulated DC IV characteristics for the 
GaAs HBT studied. Due to the thermal effect at high current, the DC IV 
characteristics exhibits negative slope as the current progressively increases. As 
discussed in Chapter 2, the thermal resistance is extracted to be 55200 K/W. The 
emitter resistance and collector resistance are extracted to be 153 Ω and 308 Ω, 
respectively. The breakdown behavior is modeled with good accuracy based on the 
modified VBIC avalanche model, as shown. Figure 6.21 further confirms the 
capability of the approaches employed to the extraction method and avalanche model 
modification to predict the DC current characteristics. 
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measurement data  
 
Figure 6.21 Measured and simulated DC IV characteristics for GaAs HBT showing 
all regions of operations (Ib: 0 µA-500 µA, step 100 µA).  
 
       The parasitic inductances and coupling capacitances are calculated using contour-
integral method based on the HBT device layout as discussed in Chapter 3. For the 
HBT device studied, an excellent agreement on S-parameter was obtained for 
different biasing conditions, as shown in Figure 6.22 – Figure 6.24. Table 6.3 gives 
the values of the residual error quantifying the accuracy of the proposed extraction 
method according to the following defined error function: 



















1ε ,                               (6.39) 
where N is the number of considered frequency points,  is the measured S-




k, and  is the calculated corresponding S-
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Table 6.3 Residual data-fitting error for the extracted bias points 
Bias Point VCE=5 V, IC=18.12 
mA, Ib= 220 µA. 
VCE=10 V, IC=48.5 
mA, Ib= 450 µA. 
VCE=2 V, IC=101 
mA, Ib=1.1 mA. 

























Figure 6.22 Measured and simulated S-parameters for GaAs HBT. (solid line: 
simulation data; circle line: measurement data; Ib=220 µA, VCE=5V, IC=18.12 mA, 
frequency: 1-18 GHz; S12*5, S21/20). 

























Figure 6.23 Measured and simulated S-parameters for GaAs HBT. (solid line: 
simulation data; circle line: measurement data; Ib=450 µA, VCE=10V, IC=48.5 mA, 























Figure 6.24 Measured and simulated S-parameters for GaAs HBT. (solid line: 
simulation data; circle line: measurement data; Ib=1.1 mA, VCE=2V, IC=101 mA, 
frequency: 1-18 GHz, S12*5, S21/20). 
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6.5.2 Wideband Power Amplifier Design and Verification 
       To verify the nonlinear model on the prediction of power performance, a hybrid 
single stage power amplifier using GaAs HBT device from KnowledgeOn Inc. is 
designed and fabricated it on the FR4 substrate. The purposes of the amplifier are to 
validate the correctness of the nonlinear model on circuit level and to integrate with 
the EBG-fed slot antenna. Thus, to simplify the matching network, only the matching 
circuits on the fundamental frequencies 1.9GHz, 2.45GHz and 3.5 GHz are designed 
without any harmonic termination circuits. 
      The HBT device used in the power amplifier has four emitter fingers with each 
emitter area of . The design simulation and layout are implemented in 
Agilent ADS. To improve the simulation accuracy, the parasitic inductance 
introduced by the bonding wire is also included into the design simulation. The input 
is conjugately matched at all times to provide as high as possible input power while 
the output matching network is optimized using load-pull simulation since, as it is 
well-known that the simultaneous conjugate matching can not provide the maximum 
output power. The output impedance using load-pull simulation is determined to be 
48 +j92 Ω. To be compatible with the slot antenna, the matching network is 
implemented in CPW configuration, therefore no vias and transition is necessary. The 
open stubs are used in both the input and output matching circuit. The extra capacitive 
effect resulted from the CPW open end is included in the ADS distributed component 
model library. The nonlinear model for the transistor is implemented into Agilent 
ADS by the Symbolic Defined Device (SDD). Figure 6.25 is the photograph of 
fabricated power amplifier and Figure 6.26 shows the schematic of the designed 
power amplifier.  
2m 202 µ×
 





Figure 6.25 Photograph of fabricated one-stage HBT power amplifier. 
 
Figure 6.26 Schematic of one-stage wideband HBT power amplifier. 
        The measurement and test for the wideband power amplifier are accomplished 
by means of a probe station. The DC operating condition is provide by the DC probe 
with VBB=1.25 V and VCC=5.2 V. The S-parameters are measured by a HP8510C 
network analyzer and a power performance is measured by the spectrum analyzer. 
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The measurement results are as follows: at all operating frequencies, S11<-10 dB; 
S22< 6 dB; S21>22 dB; P1dB>22 dBm; Power Added Efficiency @ P1dB > 20%. Table 
6.4 lists the measured power performance of the designed wideband power amplifier. 
As can be seen from Figure 6.27 and Figure 6.28, the agreement between the 
measured and the simulated results is excellent. The maximum discrepancy is less 
than 1dB for operating frequency at 3.5 GHz. The power gain in the entire operating 
band is well above 19 dB. The power added efficiency at 1.9GHz and 2.45 GHz are 
40% and 42.4%, respectively. The lower PAE at 3.5GHz might be due to the FR4 
substrate loss at higher frequency. 
Table 6.4 Measured performance of the wideband power amplifier 
 (VBB=1.25 V, VCC=5.2 V) 
 Pout (dBm) @ P1dB Gain (dB) PAE (%) 
1.9 GHz 25.5 20.5 40 
2.45 GHz 25.3 19.2 42.4 
3.5 GHz 22.8 22.8 21 
 


















Figure 6.27 (a) Simulated and measured output power vs. input power at 1.9GHz. 
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Figure 6.27 (b) Simulated and measured output power vs. input power at 2.45GHz. 
 


















Figure 6.27 (c) Simulated and measured output power vs. input power at 3.5GHz. 
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Figure 6.28 (a) Simulated and measured gain vs. input power at 1.9 GHz. 
 





















Figure 6.28 (b) Simulated and measured gain vs. input power at 2.45 GHz. 
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Figure 6.28 (c) Simulated and measured gain vs. input power at 3.5 GHz. 
 
6.5.3 Active Integrated Antenna Design and Verification 
       The wideband power amplifier and slot antenna are designed and verified 
individually. Since both power amplifier and slot antenna have been designed with a 
characteristic impedance of 50 Ohm and are in the CPW configuration on the same 
substrate, designing an active integrated slot antenna is straightforward. Figure 6.29 
shows the photograph of the fabricated multi-band active slot antenna with EBG feed.  




Figure 6.29 Photograph of fabricated active slot antenna with EBG feed. 
 
Figure 6.30(a) E-plane of multi-band active antenna at 1.9 GHz. 
 




Figure 6.30(b) H-plane of multi-band active antenna at 1.9 GHz 
 
 
Figure 6.30(c) E-plane of multi-band active antenna at 2.45 GHz 
 
 




Figure 6.30(d) H-plane of multi-band active antenna at 2.45 GHz 
 
 
Figure 6.30(e) E-plane of multi-band active antenna at 3.5 GHz 
 
 




Figure 6.30(f) H-plane of multi-band active antenna at 3.5 GHz 
 
Table 6.5 Measured gain vs. frequency for the integrated antenna 
Frequency 1.9 GHz 2.45 GHz 3.5 GHz 
Gain 24.5 dBi 23.6 dBi 28.1 dBi 
 
       The radiation patterns of fabricated active integrated antenna are measured and 
shown in Figure 6.30. The measurements are done in the anechoic chamber using the 
Friis free space formula. First, the gains of the passive antenna are measured at the 
broadside, with values of 4.3 dBi at 1.9GHz, 4.6 dBi at 2.45GHz and 5.5 dBi at 3.5 
GHz. Then the passive antenna is substituted with the active integrated antenna. This 
measurement method eliminates any systematic errors. The E-plane and H-plane co-
polarization patterns exhibit slight ripples due to the finite ground plane. The relative 
cross-polarization for both E-plane and H-plane is below –10 dB in all directions. 
Compared with the radiation pattern of passive slot antenna, a slight discrepancy is 
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observed. This is due to the parasitic radiation by the matching circuit of the 
amplifier. 
       By careful modeling the HBT device and designing the slot antenna separately, 
the performance and results of a uniplanar medium power (150 mW) EBG-fed slot-
type multi-band active integrated antenna are successfully demonstrated. No vias is 
required, and the circuit is compatible with monolithic transistor technology. Thus, 









Chapter  7      
Conclusions and Suggestions for Future Works 
 
7.1 Conclusions 
         The foregoing chapters are involved in the small-signal, large-signal and noise 
modeling and characterization of microwave HBTs for the application of multi-band 
active antenna. As the first step to obtain an accurate large-signal model, small-signal 
modeling based on the π-model equivalent circuit is carried out. The uniqueness of the 
approach in this thesis is that it determines the model parameters of small-signal 
model by the bi-directional optimization technique, thus reducing the number of 
optimization variables. Moreover, to accurately determine the parasitic resistance by 
eliminating the thermal effect, a fast and accurate method to extract the thermal 
resistance was proposed and consisted part of the extraction flow. It is demonstrated 
that the HBT thermal effect leads to the underestimation of the emitter resistance and 
overestimation of the collector resistance. S-parameters measurement has also verified 
the accuracy of the model, which is further validated in terms of bias-dependencies of 
extracted model parameters.  
        Due to the importance of parasitic inductance on the extraction of intrinsic 
elements and noise matching, the planar circuit approach and resonance-mode 
technique are, for the first time, applied to investigate the parasitic inductive effect 
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and its accurate extraction. It shows that in practical applications, only a finite number 
of cells are to be included in the equivalent circuit; such a number depends on the 
frequency range of interest and on the approximation required. In a low-frequency 
approximation, only the first two resonant modes can give sufficiently satisfied 
results. However, with the scaling down of the HBT device, more cells need to be 
included to improve the accuracy. Comparison with optimized values from 
measurements shows this technique is a valid method to extract the parasitic 
inductance without the tedious de-embedding and S-parameter measurements. 
        On the basis of HBT small-signal model, the noise behavior is studied 
thoroughly. Following the comparison of current available noise models, the wave 
approach is applied to analyze the device noise properties. To reliable perform the 
noise model by wave approach, the equivalent noise temperatures must be known. 
Therefore, a method to determine the equivalent noise temperature by using the small-
signal model and minimum noise figure is proposed.  
        Based on Gummel-Poon model and VBIC model, large-signal modeling 
including self-heating effects is performed. The model is then compared with the 
measurement in terms of DC IV and small-signal S-parameters. The effect of various 
doping concentration on HBT high-current avalanche breakdown behavior can be 
explained by the change of maximum electric field in the intrinsic junction. Because 
of the complex nature of HBT breakdown behavior in the high current region, an 
empirical modification on the VBIC avalanche model is presented to improve the high 
current density breakdown behavior. The validity is also verified by the DC 
measurements up to high current densities. The good agreement between the model 
and the measurement has proven the validity of the proposed large-signal model.  
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       Taking the inherent advantage of the coplanar waveguide, the planar slot antenna 
fed by coplanar waveguide is selected for the integration of active antenna. To 
simultaneously improve the impedance bandwidth of slot antenna, a novel feeding 
technique is proposed. The new antenna feed makes use of electromagnetic/photonic 
bandgap structure which effectively enhances the impedance bandwidth of multi-band 
slot antenna. Finally, based on the DC, small-signal verification of the HBT model, a 
wideband power amplifier is designed using the load-pull technique and integrated 
with the EBG-fed slot antenna. The measurement data on the power amplifier and 
active integrated antenna show the validity of the approaches thoughout this thesis.  
 
7.2 Suggestions for Future Works 
        As the work presented in this thesis follows two major paths of modeling and 
aspects of HBT active integrated antenna, the suggestions for continued work can be 
divided into two directions. 
        For the completeness of the small-signal model, the impact of several physical 
parameters, like alloy grading of the base, dopant grading of the collector and emitter 
etc., should be further studied. Also different physical effects like base push-out and 
extreme forward biasing of the base emitter junction need to be investigated. Each 
parameter or physical process which will be included will require a thorough 
investigation and it is thus important to initially estimate the importance and benefits 
of such an approach. 
        As a large signal model with an emphasis on accounting for the physical 
processes within the transistor, the complexity of the model when simulating more 
complex structures may need to be decreased. It is then important to investigate what 
parameters have key importance for a certain approach. In addition, the modification 
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on the avalanche model presented in this thesis can be further improved to obtain the 
scalable breakdown model. 
         From the work on the RF noise of the HBT device, the low frequency noise 
model can be studied by wave approach. As a large signal model, it is also interesting 
to investigate the modeling of the optimal conversion of low frequency noise into, 
e.g., phase noise of an oscillator. For example, using the method of simulating low 
frequency noise in a SPICE-like simulator using only AC voltage and current sources, 
a model of the noise sources with a HBT should be realized and studied. Calculations 
of the input and output current noise and coherence between the signals should be 
calculated for a set of different signal levels of the individual noise sources. The HBT 
need not be in a common emitter configuration. Also different circuit configurations 
and a variation of parameters for external circuit elements, e.g., the base resistance 
termination in a common emitter configuration should be studied. By creating such a 
dataset, an increased understanding of the effects of the different noise sources and 
circuit configurations can be achieved which should simplify the study of new 
devices. 
       For continued research of the EM distribution inside the HBT device, a 
combination of planar circuit approach and multi-connection method can be used to 
find the scalable HBT RF model, which offers the advantages of both. 
       From the work on EBG-fed slot antenna, many interesting research directions, 
such as finding the optimal EBG lattice structure for planar antenna feed, are possible. 
Since the EBG feedline can offer more flexibility to design the matching network, the 
harmonic tuning circuit of the amplifier could be simplified and integrated with the 
feedline of the slot antenna. The HBT device can sometimes be mounted on a circuit 
with a microstrip configuration. Thus a study of a transition from microstrip to 
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